|
|
|
|
LEADER |
00000cam a2200000Mi 4500 |
001 |
EBSCO_ocn719319895 |
003 |
OCoLC |
005 |
20231017213018.0 |
006 |
m o d |
007 |
cr |n|---||||| |
008 |
110502s2002 vtu o 000 0 eng d |
040 |
|
|
|a EBLCP
|b eng
|e pn
|c EBLCP
|d OCLCQ
|d N$T
|d OCLCQ
|d OCLCO
|d OCLCQ
|d OCLCF
|d OCLCQ
|d YDXCP
|d OCLCQ
|d MERUC
|d OCLCQ
|d VTS
|d OCLCQ
|d AJS
|d OCLCO
|d OCLCQ
|d OCLCO
|
019 |
|
|
|a 808684017
|
020 |
|
|
|a 9780080512495
|q (electronic bk.)
|
020 |
|
|
|a 0080512496
|q (electronic bk.)
|
029 |
1 |
|
|a AU@
|b 000062582156
|
029 |
1 |
|
|a DEBBG
|b BV043038758
|
029 |
1 |
|
|a DEBSZ
|b 422086576
|
029 |
1 |
|
|a DKDLA
|b 820120-katalog:9910110412105765
|
035 |
|
|
|a (OCoLC)719319895
|z (OCoLC)808684017
|
050 |
|
4 |
|a TK7895.M5
|
072 |
|
7 |
|a COM
|x 036000
|2 bisacsh
|
072 |
|
7 |
|a TEC
|x 008030
|2 bisacsh
|
072 |
|
7 |
|a TEC
|x 008050
|2 bisacsh
|
082 |
0 |
4 |
|a 621.395
|2 23
|
049 |
|
|
|a UAMI
|
245 |
0 |
0 |
|a Network processor design :
|b issues and practices.
|n Volume 1 /
|c edited by Patrick Crowley [and others].
|
260 |
|
|
|a Burlington :
|b Elsevier,
|c 2002.
|
300 |
|
|
|a 1 online resource (353 pages)
|
336 |
|
|
|a text
|b txt
|2 rdacontent
|
337 |
|
|
|a computer
|b c
|2 rdamedia
|
338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
490 |
1 |
|
|a The Morgan Kaufmann Series in Computer Architecture and Design ;
|v v. 1
|
505 |
0 |
|
|a Front Cover; Front Cover; Network Processor Design Issues and Practices; Network Processor Design Issues and Practices; Copyright Page; Copyright Page; Contents; Contents; Preface; Preface; Chapter 1. Network Processors: An Introduction to Design Issues; Chapter 1. Network Processors: An Introduction to Design Issues; 1.1 Design Challenges; 1.1 Design Challenges; 1.2 Design Techniques; 1.2 Design Techniques; 1.3 Challenges and Conclusions; 1.3 Challenges and Conclusions; PART I: DESIGN PRINCIPLES; PART I: DESIGN PRINCIPLES; Chapter 2. Benchmarking Network Processors.
|
505 |
8 |
|
|a Chapter 2. Benchmarking Network ProcessorsChapter 3. A Methodology and Simulator for the Study of Network Processors; Chapter 3. A Methodology and Simulator for the Study of Network Processors; Chapter 4. Design Space Exploration of Network Processor Architectures; Chapter 4. Design Space Exploration of Network Processor Architectures; Chapter 5. Compiler Backend Optimizations for Network Processors with Bit Packet Addressing; Chapter 5. Compiler Backend Optimizations for Network Processors with Bit Packet Addressing.
|
505 |
8 |
|
|a Chapter 6. A Network Processor Performance and Design Model with Benchmark ParameterizationChapter 6. A Network Processor Performance and Design Model with Benchmark Parameterization; Chapter 7. A Benchmarking Methodology for Network Processors; Chapter 7. A Benchmarking Methodology for Network Processors; Chapter 8. A Modeling Framework for Network Processor Systems; Chapter 8. A Modeling Framework for Network Processor Systems; PART II: PRACTICES; PART II: PRACTICES; Chapter 9. An Industry Analyst's Perspective on Networ k Processors.
|
505 |
8 |
|
|a Chapter 9. An Industry Analyst's Perspective on Networ k ProcessorsChapter 10. Agere Systems--Communications Optimized PayloadPlus Network Processor Architecture; Chapter 10. Agere Systems--Communications Optimized PayloadPlus Network Processor Architecture; Chapter 11. Cisco Systems-- Toaster 2; Chapter 11. Cisco Systems-- Toaster 2; Chapter 12. IBM--PowerNP Network Processor; Chapter 12. IBM--PowerNP Network Processor; Chapter 13. Intel Corporation--Intel IXP2400 Network Processor: A Second-Generation Intel NPU.
|
505 |
8 |
|
|a Chapter 13. Intel Corporation--Intel IXP2400 Network Processor: A Second-Generation Intel NPUChapter 14. Motorola--C-5e Network Processor; Chapter 14. Motorola--C-5e Network Processor; Chapter 15. PMC-Sierra, Inc.-- ClassiPI; Chapter 15. PMC-Sierra, Inc.-- ClassiPI; Chapter 16. TranSwitch--ASPEN: Flexible Network Processing for Access Solutions; Chapter 16. TranSwitch--ASPEN: Flexible Network Processing for Access Solutions; Index; Index; About the Editors; About the Editors.
|
520 |
|
|
|a As the demand for digital communication networks has increased, so have the challenges in network component design. To meet ever-escalating performance, flexibility, and economy requirements, the networking industry has opted to build products around network processors. These new chips range from task-specific processors, such as classification and encryption engines, to more general-purpose packet or communications processors. Programmable yet application-specific, their designs are tailored to efficiently implement communications applications such as routing, protocol analysis, voice and dat.
|
588 |
0 |
|
|a Print version record.
|
590 |
|
|
|a eBooks on EBSCOhost
|b EBSCO eBook Subscription Academic Collection - Worldwide
|
650 |
|
0 |
|a Microprocessors.
|
650 |
|
0 |
|a Application-specific integrated circuits.
|
650 |
|
0 |
|a Computer networks
|x Equipment and supplies.
|
650 |
|
6 |
|a Circuits intégrés à la demande.
|
650 |
|
7 |
|a COMPUTERS
|x Logic Design.
|2 bisacsh
|
650 |
|
7 |
|a TECHNOLOGY & ENGINEERING
|x Electronics
|x Circuits
|x Logic.
|2 bisacsh
|
650 |
|
7 |
|a TECHNOLOGY & ENGINEERING
|x Electronics
|x Circuits
|x VLSI & ULSI.
|2 bisacsh
|
650 |
|
7 |
|a Application-specific integrated circuits
|2 fast
|
650 |
|
7 |
|a Computer networks
|x Equipment and supplies
|2 fast
|
650 |
|
7 |
|a Microprocessors
|2 fast
|
700 |
1 |
|
|a Crowley, Patrick,
|d 1974-
|
700 |
1 |
|
|a Hadimioglu, Haldun.
|
700 |
1 |
|
|a Onufryk, Peter Z.
|
776 |
0 |
8 |
|i Print version:
|a Franklin, Mark A.
|t Network Processor Design : Issues and Practices, Volume 1.
|d Burlington : Elsevier, ©2002
|z 9781558608757
|
830 |
|
0 |
|a Morgan Kaufmann Series in Computer Architecture and Design.
|
856 |
4 |
0 |
|u https://ebsco.uam.elogim.com/login.aspx?direct=true&scope=site&db=nlebk&AN=241119
|z Texto completo
|
938 |
|
|
|a EBL - Ebook Library
|b EBLB
|n EBL349541
|
938 |
|
|
|a EBSCOhost
|b EBSC
|n 241119
|
938 |
|
|
|a YBP Library Services
|b YANK
|n 2907466
|
994 |
|
|
|a 92
|b IZTAP
|