Cargando…

Design methodology for RF CMOS phase locked loops /

Blast through phase-locked loop challenges fast with this practical book guiding you every step of the way from specs definition to layout generation. You get a proven PLL design and optimization methodology that lets you systematically assess design alternatives, predict PLL behavior, and develop c...

Descripción completa

Detalles Bibliográficos
Clasificación:Libro Electrónico
Autor principal: Quemada, Carlos
Otros Autores: Bistué, Guillermo, Adin, Iñigo
Formato: Electrónico eBook
Idioma:Inglés
Publicado: Boston : Artech House, ©2009.
Colección:Artech House microwave library.
Temas:
Acceso en línea:Texto completo

MARC

LEADER 00000cam a2200000Ma 4500
001 EBSCO_ocn503447788
003 OCoLC
005 20231017213018.0
006 m o d
007 cr cn|||||||||
008 090910s2009 maua ob 001 0 eng d
010 |a  2009278231 
040 |a MEAUC  |b eng  |e pn  |c MEAUC  |d OCLCQ  |d N$T  |d EBLCP  |d OCLCQ  |d CCO  |d E7B  |d FVL  |d B24X7  |d OCLCQ  |d YDXCP  |d OCLCF  |d OCLCQ  |d OCLCO  |d DEBSZ  |d OCLCO  |d OCLCQ  |d OCLCO  |d OCLCQ  |d AGLDB  |d PIFAG  |d OCLCQ  |d WY@  |d LUE  |d STF  |d JBG  |d OCLCQ  |d VTS  |d CEF  |d OCLCQ  |d VT2  |d CUY  |d COO  |d OCLCQ  |d WYU  |d ICG  |d M8D  |d OCLCQ  |d K6U  |d ITD  |d HS0  |d OCLCO  |d OCLCQ  |d PSYSI  |d OCLCQ  |d ESU 
019 |a 434492430  |a 568023421  |a 647824514  |a 712985095  |a 722726110  |a 728058152  |a 992115403  |a 1055368408  |a 1064006645  |a 1077275420  |a 1081276465  |a 1228605315 
020 |a 1596933844  |q (electronic bk.) 
020 |a 9781596933842  |q (electronic bk.) 
020 |a 1596933836 
020 |a 9781596933835 
020 |z 9781596933835 
020 |z 9781596933842 
029 1 |a AU@  |b 000051361196 
029 1 |a DEBBG  |b BV043157593 
029 1 |a DEBSZ  |b 421965142 
029 1 |a DEBSZ  |b 430767420 
029 1 |a NZ1  |b 13336230 
035 |a (OCoLC)503447788  |z (OCoLC)434492430  |z (OCoLC)568023421  |z (OCoLC)647824514  |z (OCoLC)712985095  |z (OCoLC)722726110  |z (OCoLC)728058152  |z (OCoLC)992115403  |z (OCoLC)1055368408  |z (OCoLC)1064006645  |z (OCoLC)1077275420  |z (OCoLC)1081276465  |z (OCoLC)1228605315 
050 4 |a TK7872.P38  |b Q46 2009eb 
072 7 |a TEC  |x 008070  |2 bisacsh 
072 7 |a TEC  |x 008060  |2 bisacsh 
082 0 4 |a 621.381  |2 22 
049 |a UAMI 
100 1 |a Quemada, Carlos. 
245 1 0 |a Design methodology for RF CMOS phase locked loops /  |c Carlos Quemada, Guillermo Bistué, Iñigo Adin. 
260 |a Boston :  |b Artech House,  |c ©2009. 
300 |a 1 online resource (xii, 226 pages) :  |b illustrations. 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
490 1 |a Artech House microwave library 
504 |a Includes bibliographical references and index. 
588 0 |a Print version record. 
520 3 |a Blast through phase-locked loop challenges fast with this practical book guiding you every step of the way from specs definition to layout generation. You get a proven PLL design and optimization methodology that lets you systematically assess design alternatives, predict PLL behavior, and develop complete PLLs for CMOS applications that meet performance requirements no matter what IC challenges you come up against. After a review of PLL essentials, this uniquely comprehensive workbench guide takes you step-by-step through operation principles, design procedures, phase noise analysis, layout considerations, and CMOS realizations for each PLL building block. You get full details on LC tank oscillators including modeling and optimization techniques, followed by design options for CMOS frequency dividers covering flip-flop implementation, the divider by 2 component, and other key factors. The book includes design alternatives for phase detectors that feature methods to minimize jitter caused by the dead zone effect. You also find a sample design of a fully integrated PLL for WLAN applications that demonstrates every step and detail right down to the circuit schematics and layout diagrams. Supported by over 150 diagrams and photos, this one-stop toolkit helps you produce superior PLL designs faster, and deliver more effective solutions for low-cost integrated circuits in all RF applications.  |c Publisher abstract. 
505 0 |a Design Methodology for RF CMOS Phase Locked Loops; Contents; Preface; 1 Approach to CMOS PLL Design; 2 PLL Fundamentals; 3 LC-Tank Integrated Oscillators; 4 Frequency Divider; 5 Phase Frequency Detector/Phase Detector; 6 Determination of Building Blocks Specifications; 7 Design of a 3.2-GHz CMOS VCO; 8 Design of a Frequency Divider; 9 Design of a Phase Frequency Detector; 10 Design of the Complete PLL; 11 PLL Characterization and Results; About the Authors; Index 
590 |a eBooks on EBSCOhost  |b EBSCO eBook Subscription Academic Collection - Worldwide 
650 0 |a Phase-locked loops  |x Design and construction. 
650 0 |a Metal oxide semiconductors, Complementary  |x Design and construction. 
650 7 |a TECHNOLOGY & ENGINEERING  |x Electronics  |x Microelectronics.  |2 bisacsh 
650 7 |a TECHNOLOGY & ENGINEERING  |x Electronics  |x Digital.  |2 bisacsh 
650 7 |a Metal oxide semiconductors, Complementary  |x Design and construction.  |2 fast  |0 (OCoLC)fst01017641 
650 7 |a Phase-locked loops  |x Design and construction.  |2 fast  |0 (OCoLC)fst01060417 
655 0 |a Electronic books. 
700 1 |a Bistué, Guillermo. 
700 1 |a Adin, Iñigo. 
776 0 8 |i Print version:  |a Quemada, Carlos.  |t Design methodology for RF CMOS phase locked loops.  |d Boston : Artech House, ©2009  |z 9781596933835  |z 1596933836  |w (OCoLC)246895798 
830 0 |a Artech House microwave library. 
856 4 0 |u https://ebsco.uam.elogim.com/login.aspx?direct=true&scope=site&db=nlebk&AN=284226  |z Texto completo 
938 |a YBP Library Services  |b YANK  |n 3061316 
938 |a EBSCOhost  |b EBSC  |n 284226 
938 |a ebrary  |b EBRY  |n ebr10312962 
938 |a ProQuest Ebook Central  |b EBLB  |n EBL456885 
938 |a Books 24x7  |b B247  |n bke00032805 
938 |a IEEE  |b IEEE  |n 9100660 
994 |a 92  |b IZTAP