|
|
|
|
LEADER |
00000cam a2200000 a 4500 |
001 |
EBSCO_ocn191818232 |
003 |
OCoLC |
005 |
20231017213018.0 |
006 |
m o d |
007 |
cr cn||||||||| |
008 |
060302s2006 enka ob 001 0 eng d |
040 |
|
|
|a COCUF
|b eng
|e pn
|c COCUF
|d OCLCG
|d WPG
|d QE2
|d OCLCQ
|d N$T
|d YDXCP
|d IDEBK
|d OCLCQ
|d DKDLA
|d ADU
|d E7B
|d OCLCQ
|d B24X7
|d OCLCO
|d OCLCQ
|d OCLCF
|d OCLCQ
|d AZK
|d COCUF
|d AGLDB
|d AUW
|d MOR
|d PIFBR
|d OCLCQ
|d U3W
|d STF
|d WRM
|d VTS
|d INT
|d VT2
|d OCLCQ
|d COO
|d WYU
|d OCLCQ
|d M8D
|d UKAHL
|d HS0
|d UKCRE
|d OCLCQ
|d OCLCO
|d MHW
|d OCLCO
|d OCLCQ
|d INARC
|d OCLCO
|
015 |
|
|
|a GBA629297
|2 bnb
|
016 |
7 |
|
|a 013416884
|2 Uk
|
019 |
|
|
|a 77536933
|a 144223749
|a 474272423
|a 487743270
|a 614988672
|a 648231837
|a 722567891
|a 765133206
|a 961581753
|a 962620331
|a 988416793
|a 992110834
|a 1037763266
|a 1038570679
|a 1055346417
|a 1062896111
|a 1081228562
|a 1153562666
|a 1228530733
|a 1392419039
|
020 |
|
|
|a 1860945899
|
020 |
|
|
|a 9781860945892
|
020 |
|
|
|a 1860947360
|q (electronic bk.)
|
020 |
|
|
|a 9781860947360
|q (electronic bk.)
|
029 |
1 |
|
|a AU@
|b 000051379252
|
029 |
1 |
|
|a DEBBG
|b BV043129832
|
029 |
1 |
|
|a DEBSZ
|b 422239127
|
029 |
1 |
|
|a GBVCP
|b 802432972
|
029 |
1 |
|
|a NZ1
|b 14237449
|
029 |
1 |
|
|a YDXCP
|b 2504155
|
035 |
|
|
|a (OCoLC)191818232
|z (OCoLC)77536933
|z (OCoLC)144223749
|z (OCoLC)474272423
|z (OCoLC)487743270
|z (OCoLC)614988672
|z (OCoLC)648231837
|z (OCoLC)722567891
|z (OCoLC)765133206
|z (OCoLC)961581753
|z (OCoLC)962620331
|z (OCoLC)988416793
|z (OCoLC)992110834
|z (OCoLC)1037763266
|z (OCoLC)1038570679
|z (OCoLC)1055346417
|z (OCoLC)1062896111
|z (OCoLC)1081228562
|z (OCoLC)1153562666
|z (OCoLC)1228530733
|z (OCoLC)1392419039
|
050 |
|
4 |
|a TK7868.T5
|b B45 2006eb
|
072 |
|
7 |
|a COM
|x 072000
|2 bisacsh
|
082 |
0 |
4 |
|a 003.3
|2 22
|
049 |
|
|
|a UAMI
|
100 |
1 |
|
|a Bellido, Manuel J.,
|d 1964-
|
245 |
1 |
0 |
|a Logic-timing simulation and the degradation delay model /
|c Manuel J. Bellido, Jorge Juan, Manuel Valencia.
|
260 |
|
|
|a London :
|b Imperial College Press,
|c ©2006.
|
300 |
|
|
|a 1 online resource (xvii, 267 pages) :
|b illustrations
|
336 |
|
|
|a text
|b txt
|2 rdacontent
|
337 |
|
|
|a computer
|b c
|2 rdamedia
|
338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
347 |
|
|
|a data file
|
504 |
|
|
|a Includes bibliographical references and index.
|
588 |
0 |
|
|a Print version record.
|
505 |
0 |
0 |
|g Machine generated contents note:
|g 1.
|t Fundamentals of timing simulation --
|g 2.
|t Delay models : evolution and trends --
|g 3.
|t Degradation and inertial effects --
|g 4.
|t CMOS inverter degradation delay model --
|g 5.
|t Gate-level DDM --
|g 6.
|t Logic level simulator design and implementation --
|g 7.
|t DDM simulation results.
|
520 |
|
|
|a This book provides the reader with an extensive background in the field of logic-timing simulation and delay modeling. It includes detailed information on the challenges of logic-timing simulation, applications, advantages and drawbacks. The capabilities of logic-timing are explored using the latest research results that are brought together from previously disseminated materials. An important part of the book is devoted to the description of the "Degradation Delay Model", developed by the authors, showing how the inclusion of dynamic effects in the modeling of delays greatly improves the appl
|
590 |
|
|
|a eBooks on EBSCOhost
|b EBSCO eBook Subscription Academic Collection - Worldwide
|
650 |
|
0 |
|a Computer simulation.
|
650 |
|
0 |
|a Mathematical models.
|
650 |
|
2 |
|a Computer Simulation
|
650 |
|
2 |
|a Models, Theoretical
|
650 |
|
6 |
|a Simulation par ordinateur.
|
650 |
|
6 |
|a Modèles mathématiques.
|
650 |
|
7 |
|a simulation.
|2 aat
|
650 |
|
7 |
|a mathematical models.
|2 aat
|
650 |
|
7 |
|a COMPUTERS
|x Computer Simulation.
|2 bisacsh
|
650 |
|
7 |
|a Computer simulation
|2 fast
|
650 |
|
7 |
|a Mathematical models
|2 fast
|
700 |
1 |
|
|a Juan Chico, Jorge.
|
700 |
1 |
|
|a Valencia, Manuel.
|
776 |
0 |
8 |
|i Print version:
|a Bellido, Manuel J., 1964-
|t Logic-timing simulation and the degradation delay model.
|d London : Imperial College Press, ©2006
|z 1860945899
|w (OCoLC)64790367
|
856 |
4 |
0 |
|u https://ebsco.uam.elogim.com/login.aspx?direct=true&scope=site&db=nlebk&AN=174630
|z Texto completo
|
936 |
|
|
|a BATCHLOAD
|
938 |
|
|
|a Askews and Holts Library Services
|b ASKH
|n AH24682991
|
938 |
|
|
|a Books 24x7
|b B247
|n bke00018660
|
938 |
|
|
|a ebrary
|b EBRY
|n ebr10173984
|
938 |
|
|
|a EBSCOhost
|b EBSC
|n 174630
|
938 |
|
|
|a YBP Library Services
|b YANK
|n 2504155
|
938 |
|
|
|a Internet Archive
|b INAR
|n logictimingsimul0000bell
|
994 |
|
|
|a 92
|b IZTAP
|