Cargando…

Network processor design : issues and practices. Volume 2 /

Responding to ever-escalating requirements for performance, flexibility, and economy, the networking industry has opted to build products around network processors. To help meet the formidable challenges of this emerging field, the editors of this volume created the first Workshop on Network Process...

Descripción completa

Detalles Bibliográficos
Clasificación:Libro Electrónico
Otros Autores: Crowley, Patrick
Formato: Electrónico eBook
Idioma:Inglés
Publicado: Amsterdam ; Boston : Elsevier/Morgan Kaufmann, ©2004.
Colección:Morgan Kaufmann Series in Computer Architecture and Design.
Temas:
Acceso en línea:Texto completo

MARC

LEADER 00000cam a2200000 a 4500
001 EBSCO_ocn156879207
003 OCoLC
005 20231017213018.0
006 m o d
007 cr cnu---unuuu
008 070720s2004 ne ob 001 0 eng d
040 |a N$T  |b eng  |e pn  |c N$T  |d OCLCQ  |d YDXCP  |d OCLCQ  |d IDEBK  |d OCLCQ  |d UKDOC  |d NLGGC  |d OCLCQ  |d OCLCF  |d VTS  |d STF  |d M8D  |d VLY  |d OCLCQ  |d OCLCO  |d OCLCQ  |d OCLCO 
019 |a 1162000665  |a 1241921771  |a 1300694693 
020 |a 9780080491943  |q (electronic bk.) 
020 |a 0080491944  |q (electronic bk.) 
020 |a 1281005177 
020 |a 9781281005175 
020 |a 9786611005177 
020 |a 661100517X 
029 1 |a DEBBG  |b BV043140703 
029 1 |a DEBSZ  |b 42220238X 
029 1 |a GBVCP  |b 802309771 
035 |a (OCoLC)156879207  |z (OCoLC)1162000665  |z (OCoLC)1241921771  |z (OCoLC)1300694693 
050 4 |a TK7895.M5  |b N48eb vol. 2 
072 7 |a TEC  |x 008050  |2 bisacsh 
072 7 |a TEC  |x 008030  |2 bisacsh 
072 7 |a COM  |x 036000  |2 bisacsh 
082 0 4 |a 621.395  |2 22 
049 |a UAMI 
245 0 0 |a Network processor design :  |b issues and practices.  |n Volume 2 /  |c edited by Patrick Crowley [and others]. 
260 |a Amsterdam ;  |a Boston :  |b Elsevier/Morgan Kaufmann,  |c ©2004. 
300 |a 1 online resource (464 pages) 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
490 1 |a The Morgan Kaufmann Series in Computer Architecture and Design 
504 |a Includes bibliographical references and index. 
588 0 |a Print version record. 
505 0 |a Front Cover; Network Processor Design Issues and Practices; Copyright Page; About the Editors; Contents; Preface; Chapter 1. Network Processors: Themes and Challenges; 1.1 Technology; 1.2 Programming; 1.3 Applications; 1.4 Challenges and Conclusions; References; PART I: DESIGN PRINCIPLES; Chapter 2. A Programmable, Scalable Platform for Next-Generation Networking; 2.1 The Network Processor Architecture; 2.2 Processor Scheduling; 2.3 Fibre Channel/Infiniband Implementation; 2.4 Performance Simulation and Analysis; 2.5 Conclusions; Acknowledgments; References 
505 8 |a Chapter 3. Power Considerations in Network Processor Design3.1 Computational Performance Model; 3.2 Power Model; 3.3 Performance Metrics; 3.4 Design Results; 3.5 Summary and Conclusions; Acknowledgments; References; Chapter 4. Worst-Case Execution Time Estimation for Hardware-Assisted Multithreaded Processors; 4.1 Background and Motivation; 4.2 Processing Throughput of a Single Thread of Execution; 4.3 Processing Throughput of Two Threads; 4.4 Processing Throughput of Four Threads; 4.5 Limitations and Future Work; 4.6 Conclusions; Acknowledgments; References 
505 8 |a Chapter 5. Multiprocessor Scheduling in Processor-Based Router Platforms: Issues and Ideas5.1 Related Work and Concepts; 5.2 Issues in Using Pfair Schedulers in Routers; 5.3 Multiprocessor Scheduling in Routers: Key Ideas; 5.4 Experimental Evaluation; 5.5 Conclusions; Acknowledgments; References; Chapter 6. A Massively Multithreaded Packet Processor; 6.1 Random External Memory Accesses; 6.2 Processor/Memory Architectures; 6.3 The Tribe Microarchitecture; 6.4 Network Block; 6.5 Interconnect; 6.6 Project Status; 6.7 Conclusions; References 
505 8 |a Chapter 7. Exploring Trade-Offs in Performance and Programmability of Processing Element Topologies for Network Processors7.1 Problem Identification; 7.2 Performance Modeling and Evaluation; 7.3 Topology Exploration for Performance Metrics; 7.4 Interrelation Between Programmability and Topologies; 7.5 Conclusions; Acknowledgments; References; Chapter 8. Packet Classification and Termination in a Protocol Processor; 8.1 Programmable Protocol Processor; 8.2 Control Memory Access Accelerator; 8.3 System Performance; 8.4 Conclusions; 8.5 Further Work; Acknowledgments; References 
505 8 |a Chapter 9. NP-Click: A Programming Model for the Intel IXP12009.1 Background; 9.2 Programming Models; 9.3 Description of NP-Click; 9.4 Results; 9.5 Summary and Conclusions; 9.6 Future Work; Acknowledgments; References; Chapter 10. NEPAL: A Framework for Efficiently Structuring Applications for Network Processors; 10.1 Modules; 10.2 NEPAL Design Flow; 10.3 Module Extraction from Sequential Binaries; 10.4 Dynamic Module Manager; 10.5 Discussion; 10.6 Experiments; 10.7 Related Work; 10.8 Conclusions; References 
520 |a Responding to ever-escalating requirements for performance, flexibility, and economy, the networking industry has opted to build products around network processors. To help meet the formidable challenges of this emerging field, the editors of this volume created the first Workshop on Network Processors, a forum for scientists and engineers to discuss latest research in the architecture, design, programming, and use of these devices. This series of volumes contains not only the results of the annual workshops but also specially commissioned material that highlights industry's latest network pro. 
546 |a English. 
590 |a eBooks on EBSCOhost  |b EBSCO eBook Subscription Academic Collection - Worldwide 
650 0 |a Network processors  |x Design. 
650 0 |a Application-specific integrated circuits  |x Design. 
650 7 |a TECHNOLOGY & ENGINEERING  |x Electronics  |x Circuits  |x VLSI & ULSI.  |2 bisacsh 
650 7 |a TECHNOLOGY & ENGINEERING  |x Electronics  |x Circuits  |x Logic.  |2 bisacsh 
650 7 |a COMPUTERS  |x Logic Design.  |2 bisacsh 
650 7 |a Application-specific integrated circuits  |x Design  |2 fast 
700 1 |a Crowley, Patrick. 
776 0 8 |i Print version:  |t Network processor design.  |d Amsterdam ; Boston : Elsevier/Morgan Kaufmann, ©2004  |z 0121981576  |z 9780121981570  |w (OCoLC)52395233 
830 0 |a Morgan Kaufmann Series in Computer Architecture and Design. 
856 4 0 |u https://ebsco.uam.elogim.com/login.aspx?direct=true&scope=site&db=nlebk&AN=194986  |z Texto completo 
938 |a 123Library  |b 123L  |n 36482 
938 |a EBSCOhost  |b EBSC  |n 194986 
938 |a YBP Library Services  |b YANK  |n 2586443 
994 |a 92  |b IZTAP