Cargando…
CMOS IC layout : concepts, methodologies, and tools /
This book includes basic methodologies, review of basic electrical rules and how they apply, design rules, IC planning, detailed checklists for design review, specific layout design flows, specialized block design, interconnect design, and also additional information on design limitations due to pro...
| Clasificación: | Libro Electrónico |
|---|---|
| Autor principal: | |
| Formato: | Electrónico eBook |
| Idioma: | Inglés |
| Publicado: |
Boston :
Newnes,
©2000.
|
| Temas: | |
| Acceso en línea: | Texto completo |
MARC
| LEADER | 00000cam a2200000 a 4500 | ||
|---|---|---|---|
| 001 | EBSCO_ocm52611249 | ||
| 003 | OCoLC | ||
| 005 | 20231017213018.0 | ||
| 006 | m o d | ||
| 007 | cr cn||||||||| | ||
| 008 | 030715s2000 maua o 001 0 eng d | ||
| 040 | |a N$T |b eng |e pn |c N$T |d YDXCP |d OCLCG |d OCLCQ |d OPELS |d OCLCE |d E7B |d ZCU |d UWW |d OCLCO |d OCLCF |d OCLCO |d OCLCQ |d SLY |d OCLCO |d OCLCQ |d OCLCO |d OCLCQ |d AGLDB |d OCLCQ |d STF |d D6H |d VTS |d OCLCQ |d GDC |d LEAUB |d M8D |d UMK |d OCLCQ |d ADU |d UKBTH |d K6U |d LUN |d UKEHC |d OCLCQ |d OCLCO |d OCLCQ |d OCLCO | ||
| 019 | |a 162591857 |a 301086195 |a 506982377 |a 607438706 |a 880326722 |a 978546119 |a 978977805 |a 1035702936 |a 1047953167 |a 1081073693 |a 1086504979 |a 1108909538 |a 1113373718 |a 1113704611 |a 1119000857 |a 1157025295 |a 1157827973 |a 1159639332 |a 1178682633 |a 1183858732 |a 1200054484 |a 1249102970 |a 1257374338 |a 1296144903 | ||
| 020 | |a 0585455538 |q (electronic bk.) | ||
| 020 | |a 9780585455532 |q (electronic bk.) | ||
| 020 | |a 9780750671941 | ||
| 020 | |a 0750671947 | ||
| 020 | |a 9780080502113 |q (electronic bk.) | ||
| 020 | |a 0080502113 |q (electronic bk.) | ||
| 020 | |a 1281035033 | ||
| 020 | |a 9781281035035 | ||
| 020 | |a 9786611035037 | ||
| 020 | |a 6611035036 | ||
| 029 | 1 | |a AU@ |b 000051561051 | |
| 029 | 1 | |a AU@ |b 000054154874 | |
| 029 | 1 | |a CHNEW |b 001004566 | |
| 029 | 1 | |a DEBBG |b BV042304210 | |
| 029 | 1 | |a DEBSZ |b 367754851 | |
| 029 | 1 | |a DEBSZ |b 41284611X | |
| 029 | 1 | |a NZ1 |b 12435338 | |
| 035 | |a (OCoLC)52611249 |z (OCoLC)162591857 |z (OCoLC)301086195 |z (OCoLC)506982377 |z (OCoLC)607438706 |z (OCoLC)880326722 |z (OCoLC)978546119 |z (OCoLC)978977805 |z (OCoLC)1035702936 |z (OCoLC)1047953167 |z (OCoLC)1081073693 |z (OCoLC)1086504979 |z (OCoLC)1108909538 |z (OCoLC)1113373718 |z (OCoLC)1113704611 |z (OCoLC)1119000857 |z (OCoLC)1157025295 |z (OCoLC)1157827973 |z (OCoLC)1159639332 |z (OCoLC)1178682633 |z (OCoLC)1183858732 |z (OCoLC)1200054484 |z (OCoLC)1249102970 |z (OCoLC)1257374338 |z (OCoLC)1296144903 | ||
| 037 | |a 94266:94265 |b Elsevier Science & Technology |n http://www.sciencedirect.com | ||
| 042 | |a dlr | ||
| 050 | 4 | |a TK7871.99.M44 |b C485 2000eb | |
| 055 | 1 | 2 | |a TK7871.99* |
| 072 | 7 | |a COM |x 037000 |2 bisacsh | |
| 072 | 7 | |a COM |x 059000 |2 bisacsh | |
| 072 | 7 | |a COM |x 067000 |2 bisacsh | |
| 082 | 0 | 4 | |a 621.39/732 |2 21 |
| 084 | |a TN433 |2 clc | ||
| 049 | |a UAMI | ||
| 100 | 1 | |a Clein, Dan, |d 1958- | |
| 245 | 1 | 0 | |a CMOS IC layout : |b concepts, methodologies, and tools / |c Dan Clein ; technical contributor, Gregg Shimokura. |
| 260 | |a Boston : |b Newnes, |c ©2000. | ||
| 300 | |a 1 online resource (xix, 261 pages) : |b illustrations | ||
| 336 | |a text |b txt |2 rdacontent | ||
| 337 | |a computer |b c |2 rdamedia | ||
| 338 | |a online resource |b cr |2 rdacarrier | ||
| 500 | |a Includes index. | ||
| 588 | 0 | |a Print version record. | |
| 505 | 0 | |a Introduction; Background; Layout Design; Specific Layout Design Flows; Advanced Techniques for specialized building block layout design; Advanced techniques for Building Block Interconnect Layout Design; Layout Design techniques to address Electrical characteristics; Layout considerations due to process requirements; Layout design techniques in an uncertain environment; Layout CAD Tools. | |
| 506 | |3 Use copy |f Restrictions unspecified |2 star |5 MiAaHDL | ||
| 520 | |a This book includes basic methodologies, review of basic electrical rules and how they apply, design rules, IC planning, detailed checklists for design review, specific layout design flows, specialized block design, interconnect design, and also additional information on design limitations due to production requirements. *Practical, hands-on approach to CMOS layout theory and design *Offers engineers and technicians the training materials they need to stay current in circuit design technology. *Covers manufacturing processes and their effect on layout and design decisions. | ||
| 533 | |a Electronic reproduction. |b [Place of publication not identified] : |c HathiTrust Digital Library, |d 2010. |5 MiAaHDL | ||
| 538 | |a Master and use copy. Digital master created according to Benchmark for Faithful Digital Reproductions of Monographs and Serials, Version 1. Digital Library Federation, December 2002. |u http://purl.oclc.org/DLF/benchrepro0212 |5 MiAaHDL | ||
| 583 | 1 | |a digitized |c 2010 |h HathiTrust Digital Library |l committed to preserve |2 pda |5 MiAaHDL | |
| 546 | |a English. | ||
| 590 | |a eBooks on EBSCOhost |b EBSCO eBook Subscription Academic Collection - Worldwide | ||
| 650 | 0 | |a Metal oxide semiconductors, Complementary |x Computer-aided design. | |
| 650 | 0 | |a Integrated circuits |x Computer-aided design. | |
| 650 | 6 | |a MOS complémentaires |x Conception assistée par ordinateur. | |
| 650 | 6 | |a Circuits intégrés |x Conception assistée par ordinateur. | |
| 650 | 7 | |a COMPUTERS |x Machine Theory. |2 bisacsh | |
| 650 | 7 | |a COMPUTERS |x Computer Engineering. |2 bisacsh | |
| 650 | 7 | |a COMPUTERS |x Hardware |x General. |2 bisacsh | |
| 650 | 0 | 7 | |a Metal oxide semiconductors, Complementary |x Computer-aided design. |2 cct |
| 650 | 0 | 7 | |a Integrated circuits |x Computer-aided design. |2 cct |
| 650 | 0 | 7 | |a Integrated circuits. |2 cct |
| 650 | 0 | 7 | |a Metal oxide semiconductors, Complementary. |2 cct |
| 650 | 7 | |a Integrated circuits |x Computer-aided design |2 fast | |
| 650 | 7 | |a Metal oxide semiconductors, Complementary |x Computer-aided design |2 fast | |
| 776 | 0 | 8 | |i Print version: |a Clein, Dan, 1958- |t CMOS IC layout. |d Boston : Newnes, ©2000 |z 0750671947 |w (DLC) 99044934 |w (OCoLC)42080388 |
| 856 | 4 | 0 | |u https://ebsco.uam.elogim.com/login.aspx?direct=true&scope=site&db=nlebk&AN=83638 |z Texto completo |
| 938 | |a EBSCOhost |b EBSC |n 83638 | ||
| 938 | |a YBP Library Services |b YANK |n 2333748 | ||
| 938 | |a YBP Library Services |b YANK |n 2708608 | ||
| 994 | |a 92 |b IZTAP | ||