Layout techniques for integrated circuit designers /

This book provides complete step-by-step guidance on the physical implementation of modern integrated circuits, showing you their limitations and guiding you through their common remedies. The book describes today's manufacturing techniques and how they impact design rules. You will understand...

Descripción completa

Detalles Bibliográficos
Clasificación:Libro Electrónico
Autor principal: Sahrling, Mikael, 1964- (Autor)
Formato: Electrónico eBook
Idioma:Inglés
Publicado: [Place of publication not identified] : Artech House, 2022.
Temas:
Integrated circuit layout.
Circuits intégrés > Implantation.
Integrated circuit layout
Integrated Circuits
Technology & Engineering
Acceso en línea:Texto completo

MARC

LEADER 00000cam a2200000 i 4500
001 EBOOKCENTRAL_on1343120029
003 OCoLC
005 20240329122006.0
006 m o d
007 cr |n|||||||||
008 220902s2022 xx o 000 0 eng d
040 |a YDX  |b eng  |e rda  |e pn  |c YDX  |d IEEEE  |d EBLCP  |d OCLCF  |d UKAHL  |d OCLCQ  |d N$T  |d STF  |d OCLCO  |d SFB  |d OCLCL  |d TMA  |d OCLCQ 
019 |a 1343247599  |a 1388673639 
020 |a 9781630819118  |q (electronic bk.) 
020 |a 1630819115  |q (electronic bk.) 
020 |z 1630819107 
020 |z 9781630819101 
029 1 |a AU@  |b 000075128822 
035 |a (OCoLC)1343120029  |z (OCoLC)1343247599  |z (OCoLC)1388673639 
037 |a 9899385  |b IEEE 
050 4 |a TK7874.55 
072 0 |a TEC008020 
082 0 4 |a 621.3815  |2 23/eng/20221019 
049 |a UAMI 
100 1 |a Sahrling, Mikael,  |d 1964-  |e author.  |1 https://id.oclc.org/worldcat/entity/E39PCjqBPY8vv9Yp3PJVHHGpGd 
245 1 0 |a Layout techniques for integrated circuit designers /  |c Mikael Sahrling. 
264 1 |a [Place of publication not identified] :  |b Artech House,  |c 2022. 
300 |a 1 online resource 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
520 |a This book provides complete step-by-step guidance on the physical implementation of modern integrated circuits, showing you their limitations and guiding you through their common remedies. The book describes today's manufacturing techniques and how they impact design rules. You will understand how to build common high frequency devices such as inductors, capacitors and T-coils, and will also learn strategies for dealing with high-speed routing both on package level and on-chip applications. Numerous algorithms implemented in Python are provided to guide you through how extraction, netlist comparison and design rule checkers can be built. The book also helps you unravel complexities that effect circuit design, including signal integrity, matching, IR drop, parasitic impedance and more, saving you time in addressing these effects directly. You will also find detailed descriptions of software tools used to analyze a layout database, showing you how devices can be recognized and connectivity accurately assessed. The book removes much of fog that often hides the inner workings of layout related software tools and helps you better understand: the physics of advanced nodes, high speed techniques used in modern integrated technologies, and the inner working of software used to analyze layout databases. This is an excellent resource for circuit designers implementing a schematic in a layout database, especially those involved in deep submicron designs, as well as layout designers wishing to deepen their understanding of modern layout rules. 
588 0 |a Title details screen. 
505 0 |a Intro -- Layout Techniques for Integrated Circuit Designers -- Contents -- Preface -- Chapter 1 Introduction -- Part I: Manufacturing and Physical Layout Techniques -- Chapter 2 Preliminaries -- 2.1 Silicon Manufacturing Basics -- 2.1.1 Basic Overview -- 2.1.2 Epitaxy -- 2.1.3 Oxidation -- 2.1.4 Photolithography -- 2.1.5 Etching -- 2.1.6 Doping -- 2.1.7 Deposition -- 2.1.8 Planarization -- 2.1.9 Wafer Stack-Up -- 2.1.10 Thinning -- 2.1.11 Singulation (Dicing/Cutting) -- 2.1.12 Bonding -- 2.1.13 Bumping -- 2.1.14 Packaging -- 2.1.15 Wafer-Level Probe Test -- 2.1.16 Final Test 
505 8 |a 2.2 Semiconductor Yield -- 2.2.1 Functional Yield -- 2.2.2 Parametric Yield -- 2.3 Layout Database Formats -- 2.3.1 Calma and GDSII -- 2.3.2 OASIS and Open Access -- 2.4 Schematic Netlist Formats -- 2.4.1 SPICE Format -- 2.4.2 CDL Format -- 2.4.3 Spectre Format -- 2.5 Simulation Output Formats -- 2.6 Formats Used in the Book -- 2.7 Summary -- Exercises -- References -- Chapter 3 Device Formation in Layout -- 3.1 Process Stack-Up -- 3.2 Fundamental Devices -- 3.2.1 Silicide Formation -- 3.2.2 Resistors -- 3.2.3 Maxwell's Equations -- 3.2.4 Capacitors -- 3.2.5 Inductors -- 3.2.6 Transmission Lines 
505 8 |a 3.2.7 MOSFET Devices -- 3.2.8 Bipolar Transistor Devices -- 3.2.9 Summary of Device Manufacturing -- 3.3 Device Matching -- 3.3.1 Process-Related Causes of Mismatch -- 3.3.2 Layout Strategies to Minimize Mismatch -- 3.3.3 Design Strategies to Reduce the Effect of Mismatch -- 3.4 Manufacturing Challenges: Design Rules -- 3.4.1 Design Rule Derivations -- 3.4.2 Width Rules -- 3.4.3 Spacing Rules -- 3.4.4 Enclosure/Overlap Rules -- 3.4.5 Area Rules -- 3.4.6 Antenna Rules -- 3.4.7 Density Rules -- 3.5 Future Directions -- 3.6 Summary -- Exercises -- References 
505 8 |a Chapter 4 Layout with Ultrasmall Geometry CMOS Technologies -- 4.1 Small Geometry Effects -- 4.1.1 Thin Metal Effects -- 4.1.2 Strain Effects -- 4.1.3 Well Proximity Effect -- 4.1.4 Substrate Contact Distance Requirements -- 4.1.5 EM and IR Drop -- 4.2 Small Geometry CMOS Flow -- 4.2.1 Strategies to Manage High-Resistance Interconnect -- 4.2.2 Strategies to Manage Parasitic Capacitance -- 4.2.3 Strategies to Manage Parasitic Inductance -- 4.2.4 Overall Parasitic Strategies -- 4.3 Summary -- Exercises -- References -- Chapter 5 Layout with Bipolar Technologies SiGe -- 5.1 Introduction 
505 8 |a 5.2 Process Flow -- 5.2.1 Physics of SiGe Bipolar Transistors -- 5.2.2 Collector Formation -- 5.2.3 Base Formation -- 5.2.4 Emitter Formation -- 5.2.5 Parasitics of Bipolar Transistors -- 5.2.6 PNP Transistors -- 5.2.7 Future Direction of SiGe transistors -- 5.3 Layout Flow -- 5.3.1 SIGe Technology Metallization -- 5.3.2 Transistor Layout Topologies -- 5.4 Other Technologies -- 5.4.1 InP HBT -- 5.4.2 GaAs HBT -- 5.4.3 Comparison of Different HBT Technologies -- 5.5 Summary -- References -- Chapter 6 Aspects of High-Speed Layout 10-100+ GHz -- 6.1 Single-Ended Transmission Lines On-Chip 
590 |a ProQuest Ebook Central  |b Ebook Central Academic Complete 
590 |a eBooks on EBSCOhost  |b EBSCO eBook Subscription Academic Collection - Worldwide 
650 0 |a Integrated circuit layout. 
650 6 |a Circuits intégrés  |x Implantation. 
650 7 |a Integrated circuit layout  |2 fast 
653 |a Integrated Circuits 
653 |a Technology & Engineering 
776 0 8 |i Print version:  |z 1630819107  |z 9781630819101  |w (OCoLC)1323246598 
856 4 0 |u https://ebookcentral.uam.elogim.com/lib/uam-ebooks/detail.action?docID=29703387  |z Texto completo 
938 |a Askews and Holts Library Services  |b ASKH  |n AH40582186 
938 |a YBP Library Services  |b YANK  |n 303105172 
938 |a ProQuest Ebook Central  |b EBLB  |n EBL29703387 
938 |a EBSCOhost  |b EBSC  |n 3372234 
994 |a 92  |b IZTAP 

Ejemplares similares