|
|
|
|
LEADER |
00000cam a2200000Mi 4500 |
001 |
EBOOKCENTRAL_on1027752177 |
003 |
OCoLC |
005 |
20240329122006.0 |
006 |
m o d |
007 |
cr cn||||||||| |
008 |
180306s2011 flua ob 001 0 eng d |
040 |
|
|
|a CRCPR
|b eng
|e rda
|e pn
|c CRCPR
|d OCLCO
|d OCLCF
|d OCLCQ
|d OCLCO
|d EBLCP
|d N$T
|d NLE
|d AU@
|d UWO
|d OTZ
|d OCLCQ
|d K6U
|d OCLCO
|d OCL
|d OCLCQ
|d OCLCO
|d OCLCL
|
015 |
|
|
|a GBB889053
|2 bnb
|
019 |
|
|
|a 1034988904
|a 1051364181
|
020 |
|
|
|a 9781439894958
|q (e-book)
|
020 |
|
|
|a 1439894957
|
020 |
|
|
|z 9781420069877
|
020 |
|
|
|a 9781420069884
|
020 |
|
|
|a 1420069888
|
024 |
7 |
|
|a 10.1201/b12491
|2 doi
|
029 |
1 |
|
|a AU@
|b 000066116326
|
035 |
|
|
|a (OCoLC)1027752177
|z (OCoLC)1034988904
|z (OCoLC)1051364181
|
037 |
|
|
|a TANDF_257207
|b Ingram Content Group
|
050 |
|
4 |
|a TK7874.65.A94 2010
|
072 |
|
7 |
|a TEC008010
|2 bisacsh
|
072 |
|
7 |
|a TEC008000
|2 bisacsh
|
072 |
|
7 |
|a COM059000
|2 bisacsh
|
072 |
|
7 |
|a TJF
|2 bicssc
|
072 |
|
7 |
|a UB
|2 bicssc
|
082 |
0 |
4 |
|a 621.3815
|
049 |
|
|
|a UAMI
|
100 |
1 |
|
|a Ayers, John E.,
|e author.
|
245 |
1 |
0 |
|a Digital Integrated Circuits :
|b Analysis and Design, Second Edition /
|c John E. Ayers.
|
250 |
|
|
|a Second edition.
|
264 |
|
1 |
|a Boca Raton, FL :
|b CRC Press,
|c 2011.
|
300 |
|
|
|a 1 online resource :
|b text file, PDF
|
336 |
|
|
|a text
|b txt
|2 rdacontent
|
337 |
|
|
|a computer
|b c
|2 rdamedia
|
338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
520 |
2 |
|
|a "Exponential improvement in functionality and performance of digital integrated circuits has revolutionized the way we live and work. The continued scaling down of MOS transistors has broadened the scope of use for circuit technology to the point that texts on the topic are generally lacking after a few years. The second edition of Digital Integrated Circuits: Analysis and Design focuses on timeless principles with a modern interdisciplinary view that will serve integrated circuits engineers from all disciplines for years to come. Providing a revised instructional reference for engineers involved with Very Large Scale Integrated Circuit design and fabrication, this book delves into the dramatic advances in the field, including new applications and changes in the physics of operation made possible by relentless miniaturization. This book was conceived in the versatile spirit of the field to bridge a void that had existed between books on transistor electronics and those covering VLSI design and fabrication as a separate topic. Like the first edition, this volume is a crucial link for integrated circuit engineers and those studying the field, supplying the cross-disciplinary connections they require for guidance in more advanced work. For pedagogical reasons, the author uses SPICE level 1 computer simulation models but introduces BSIM models that are indispensable for VLSI design. This enables users to develop a strong and intuitive sense of device and circuit design by drawing direct connections between the hand analysis and the SPICE models. With four new chapters, more than 200 new illustrations, numerous worked examples, case studies, and support provided on a dynamic website, this text significantly expands concepts presented in the first edition."--Provided by publisher.
|
505 |
0 |
|
|a Introduction Historical Perspective and Moore's Law Electrical Properties of Digital Integrated Circuits Computer-Aided Design and Verification Fabrication Semiconductors and Junctions The MOS Transistor MOS Gate Circuits Interconnect Dynamic CMOS Low-Power CMOS Bistable Circuits Memories Input/Output and Interface Circuits Fabrication Basic CMOS Fabrication Sequence Advanced Processing for High-Performance CMOS Lithography and Masks Layout and Design Rules Testing and Yield Packaging Burn-In and Accelerated Testing Semiconductors and p-n Junctions Crystal Structure of Silicon Energy Bands Carrier Concentrations Current Transport Carrier Continuity Equations Poisson's Equation The p-n Junction Metal-Semiconductor
|
505 |
0 |
|
|a Junctions SPICE Models The MOS Transistor The MOS Capacitor Threshold Voltage MOSFET Current-Voltage Characteristics Short-Channel MOSFETs MOSFET Design MOSFET Capacitances MOSFET Constant-Field Scaling SPICE MOSFET Models SPICE Demonstrations MOS Gate Circuits Inverter Static Characteristics Critical Voltages Dissipation Propagation Delays Fan-Out NOR Circuits NAND Circuits Exclusive OR (XOR) Circuit General Logic Design Pass Transistor Circuits SPICE Demonstrations Static CMOS Voltage Transfer Characteristic Load Surface Analysis Critical Voltages Crossover (Short-Circuit) Current Propagation Delays Inverter Rise and Fall Times Propagation Delays in Short-Channel CMOS Power
|
505 |
0 |
|
|a Dissipation Fan-Out Circuit Delays as Functions of Fan-Out CMOS Ring Oscillator CMOS Inverter Design CMOS NAND Circuits CMOS NOR Circuits Other Logic Functions in CMOS 74HC Series CMOS Pseudo NMOS Circuits Scaling of CMOS Latch-Up in CMOS SPICE Demonstrations Interconnect Capacitance of Interconnect Resistance of Interconnect Inductance of Interconnect Modeling Interconnect Delays Crosstalk Polysilicon Interconnect SPICE Demonstrations Practical Perspective Dynamic CMOS Rise Time Fall Time Charge Sharing Charge Retention Logic Design Alternative Form Using a p-MOS Pull-Up Network Cascading of Dynamic Logic Circuits Domino Logic Multiple-Output Domino Logic Zipper Logic Dynamic Pass Transistor Circuits CMOS
|
505 |
0 |
|
|a Transmission Gate Circuits SPICE Demonstrations Practical Perspective Low-Power CMOS Low-Voltage CMOS Multiple Voltage CMOS Dynamic Voltage Scaling Active Body Biasing Multiple-Threshold CMOS Adiabatic Logic Silicon-on-Insulator Practical Perspective Bistable Circuits Set-Reset Latch SR Flip-flop JK Flip-flops Other Flip-flops Schmitt Triggers SPICE Demonstrations Practical Perspective Digital Memories Static Random Access Memory Dynamic Random Access Memory Read-Only Memory Programmable Read-Only Memory Erasable Programmable Read-Only Memory Electrically Erasable Programmable Read-Only Memory Flash Memory Other Nonvolatile Memories Access Times in Digital Memories Row and Column Decoder
|
505 |
0 |
|
|a Design Practical Perspective Input/Output and Interface Circuits Input Electrostatic Discharge Protection Input Enable Circuits CMOS Output Buffers Tri-State Outputs Interface Circuits SPICE Demonstrations Appendices
|
505 |
0 |
|
|a Cover; Half Title; Title Page; Copyright Page; Dedication; Table of Contents; About the Author; Preface; 1: Introduction; 1.1 Historical Perspective and Moore's Law; 1.2 Electrical Properties of Digital Integrated Circuits; 1.2.1 Logic Function; 1.2.2 Static Voltage Transfer Characteristics; 1.2.3 Transient Characteristics; 1.2.4 Fan-In and Fan-Out; 1.2.5 Dissipation; 1.2.6 Power Delay Product; 1.3 Computer-Aided Design and Verifi cation; 1.4 Fabrication; 1.5 Semiconductors and Junctions; 1.6 The MOS Transistor; 1.7 MOS Gate Circuits; 1.8 Interconnect; 1.9 Dynamic CMOS; 1.10 Low-Power CMOS
|
505 |
8 |
|
|a 1.11 Bistable Circuits1.12 Memories; 1.13 Input/Output and Interface Circuits; 1.14 Practical Perspective; 1.15 Summary; 1.16 Exercises; References; 2: Fabrication; 2.1 Introduction; 2.2 Basic CMOS Fabrication Sequence; 2.3 Advanced Processing for High-Performance CMOS; 2.3.1 Copper Metal; 2.3.2 Metal Gates; 2.3.3 High-k Gate Dielectric; 2.4 Lithography and Masks; 2.5 Layout and Design Rules; 2.5.1 Minimum Line Widths and Spacings; 2.5.2 Contacts and Vias; 2.6 Testing and Yield; 2.7 Packaging; 2.8 Burn-In and Accelerated Testing; 2.9 Practical Perspective; 2.10 Summary; 2.11 Exercises
|
505 |
8 |
|
|a 3.9 Metal-Semiconductor Junctions3.10 SPICE Models; 3.11 Practical Perspective; 3.12 Summary; 3.13 Exercises; References; 4: The MOS Transistor; 4.1 Introduction; 4.2 The MOS Capacitor; 4.3 Threshold Voltage; 4.4 MOSFET Current-Voltage Characteristics; 4.4.1 Linear Operation; 4.4.2 Saturation Operation; 4.4.3 Subthreshold Operation; 4.4.4 Transit Time; 4.5 Short-Channel MOSFETs; 4.5.1 The Short-Channel Effect; 4.5.2 Narrow-Channel Effect; 4.5.3 Drain-Induced Barrier Lowering; 4.5.4 Channel Length Modulation; 4.5.5 Field-Dependent Mobility and Velocity Saturation
|
505 |
8 |
|
|a 4.5.6 Transit Time in Short-Channel MOSFETs4.6 MOSFET Design; 4.7 MOSFET Capacitances; 4.7.1 Oxide Capacitances; 4.7.2 p-n Junction Capacitances; 4.7.3 The Miller Effect; 4.8 MOSFET Constant-Field Scaling; 4.9 SPICE MOSFET Models; 4.9.1 MOSFET Level 1 Model; 4.9.2 Berkeley Short-Channel Insulated Gate Field Effect Transistor Model; 4.9.2.1 BSIM1 Parameters; 4.9.2.2 BSIM1 Threshold Voltage; 4.9.2.3 BSIM1 Drain Current-Linear Region; 4.9.2.4 BSIM1 Drain Current-Saturation Region; 4.9.2.5 BSIM1 Drain Current-Subthreshold Region; 4.9.2.6 Hand Calculations Related to the BSIM1
|
504 |
|
|
|a Includes bibliographical references and index.
|
590 |
|
|
|a ProQuest Ebook Central
|b Ebook Central Academic Complete
|
650 |
|
0 |
|a Electronics.
|
650 |
|
0 |
|a Computer engineering.
|
650 |
|
0 |
|a Computer organization.
|
650 |
|
6 |
|a Électronique.
|
650 |
|
6 |
|a Ordinateurs
|x Conception et construction.
|
650 |
|
7 |
|a electronic engineering.
|2 aat
|
650 |
|
7 |
|a TECHNOLOGY & ENGINEERING
|x Mechanical.
|2 bisacsh
|
650 |
|
7 |
|a Computer organization
|2 fast
|
650 |
|
7 |
|a Computer engineering
|2 fast
|
650 |
|
7 |
|a Electronics
|2 fast
|
758 |
|
|
|i has work:
|a Digital Integrated Circuits (Text)
|1 https://id.oclc.org/worldcat/entity/E39PCGRMTD7XWh96jchHkv9KwK
|4 https://id.oclc.org/worldcat/ontology/hasWork
|
776 |
0 |
8 |
|z 9781439894958
|z 9781420069877
|
856 |
4 |
0 |
|u https://ebookcentral.uam.elogim.com/lib/uam-ebooks/detail.action?docID=5379259
|z Texto completo
|
938 |
|
|
|a ProQuest Ebook Central
|b EBLB
|n EBL5379259
|
938 |
|
|
|a Taylor & Francis
|b TAFR
|n 9781439894958
|
938 |
|
|
|a EBSCOhost
|b EBSC
|n 1802229
|
994 |
|
|
|a 92
|b IZTAP
|