Cargando…
ASIC/SoC functional design verification : a comprehensive guide to technologies and methodologies /
This book describes in detail all required technologies and methodologies needed to create a comprehensive, functional design verification strategy and environment to tackle the toughest job of guaranteeing first-pass working silicon The author outlines all of the verification sub-fields at a high l...
| Clasificación: | Libro Electrónico |
|---|---|
| Autor principal: | |
| Formato: | Electrónico eBook |
| Idioma: | Inglés |
| Publicado: |
Cham :
Springer,
[2018]
|
| Temas: | |
| Acceso en línea: | Texto completo |
MARC
| LEADER | 00000cam a2200000Mi 4500 | ||
|---|---|---|---|
| 001 | EBOOKCENTRAL_on1000578707 | ||
| 003 | OCoLC | ||
| 005 | 20240329122006.0 | ||
| 006 | m o d | ||
| 007 | cr nn|008mamaa | ||
| 008 | 170628s2018 sz a ob 001 0 eng d | ||
| 040 | |a NJR |b eng |e rda |e pn |c NJR |d OCLCO |d OCLCF |d COO |d YDX |d OCLCQ |d UAB |d U3W |d N$T |d EBLCP |d GW5XE |d CAUOI |d OCLCQ |d OH1 |d MERER |d AU@ |d CNCEN |d WYU |d OCLCQ |d LVT |d VT2 |d UKMGB |d OCLCQ |d AUD |d OCLCQ |d OCL |d OCLCO |d OCLCQ |d DCT |d SHC |d OCLCO |d OCLCQ |d OCLCL | ||
| 015 | |a GBB8N7827 |2 bnb | ||
| 016 | 7 | |a 019166160 |2 Uk | |
| 019 | |a 992436517 |a 992728359 |a 992942865 |a 1002290591 |a 1004385182 |a 1006440004 |a 1013964683 |a 1021249532 |a 1048762183 |a 1058409759 |a 1066457228 |a 1066622072 |a 1076736696 |a 1081187400 |a 1082409540 |a 1086491557 |a 1086535808 |a 1203991993 |a 1402000236 | ||
| 020 | |a 9783319594187 |q (electronic bk.) | ||
| 020 | |a 3319594184 | ||
| 020 | |z 3319594176 | ||
| 020 | |z 9783319594170 | ||
| 024 | 7 | |a 10.1007/978-3-319-59418-7 |2 doi | |
| 029 | 1 | |a AU@ |b 000060718511 | |
| 029 | 1 | |a UKMGB |b 019166160 | |
| 035 | |a (OCoLC)1000578707 |z (OCoLC)992436517 |z (OCoLC)992728359 |z (OCoLC)992942865 |z (OCoLC)1002290591 |z (OCoLC)1004385182 |z (OCoLC)1006440004 |z (OCoLC)1013964683 |z (OCoLC)1021249532 |z (OCoLC)1048762183 |z (OCoLC)1058409759 |z (OCoLC)1066457228 |z (OCoLC)1066622072 |z (OCoLC)1076736696 |z (OCoLC)1081187400 |z (OCoLC)1082409540 |z (OCoLC)1086491557 |z (OCoLC)1086535808 |z (OCoLC)1203991993 |z (OCoLC)1402000236 | ||
| 037 | |a com.springer.onix.9783319594187 |b Springer Nature | ||
| 050 | 4 | |a TK7888.4 | |
| 072 | 7 | |a TJFC |2 bicssc | |
| 072 | 7 | |a TEC008010 |2 bisacsh | |
| 082 | 0 | 4 | |a 621.3815 |2 23 |
| 049 | |a UAMI | ||
| 100 | 1 | |a Mehta, Ashok B., |e author. | |
| 245 | 1 | 0 | |a ASIC/SoC functional design verification : |b a comprehensive guide to technologies and methodologies / |c by Ashok B. Mehta. |
| 264 | 1 | |a Cham : |b Springer, |c [2018] | |
| 300 | |a 1 online resource (XXXI, 328 pages) : |b 175 illustrations, 160 illustrations in color | ||
| 336 | |a text |b txt |2 rdacontent | ||
| 337 | |a computer |b c |2 rdamedia | ||
| 338 | |a online resource |b cr |2 rdacarrier | ||
| 347 | |a text file |b PDF |2 rda | ||
| 505 | 0 | |a Chapter 1. Introduction -- Chapter 2. Functional Verification- Challeenges and Solution -- Chapter 3. SystemVerilog Paradigm -- Chapter 4. UVM -- Chapter 5. CRV -- Chapter 6. SVA -- Chapter 7. SFC -- Chapter 8. CDC -- Chapter 9. Low Power Verification -- Chapter 10. Static Verification -- Chapter 11. ESL -- Chapter 12. Hardware/Software Co-verification -- Chapter 13 -- Analog Mixed Signals Verification -- Chapter 14 -- SOC Interconnect Verification -- Chapter 15. The Complete Product Design Lifecycle -- Chapter 16. Voice Over IP -- Chapter 17. Cache Memory Subsystem Verification: UVM Agent Based -- Chapter 18. Cache Memory Subsystem Verification: ISS Based. | |
| 520 | |a This book describes in detail all required technologies and methodologies needed to create a comprehensive, functional design verification strategy and environment to tackle the toughest job of guaranteeing first-pass working silicon The author outlines all of the verification sub-fields at a high level, with just enough depth to allow a manager/decision maker or an engineer to grasp the field which can then be pursued in detail with the provided references. He describes in detail industry standard technologies such as UVM (Universal Verification Methodology), SVA (SystemVerilog Assertions), SFC (SystemVerilog Functional Coverage), CDV (Coverage Driven Verification), Low Power Verification (Unified Power Format UPF), AMS (Analog Mixed Signal) verification, Virtual Platform TLM2.0/ESL (Electronic System Level) methodology, Static Formal Verification, Logic Equivalency Check (LEC), Hardware Acceleration, Hardware Emulation, Hardware/Software Co-verification, Power Performance Area (PPA) analysis on a virtual platform, Reuse Methodology from Algorithm/ESL to RTL, and other overall methodologies. | ||
| 504 | |a Includes bibliographical references and index. | ||
| 590 | |a ProQuest Ebook Central |b Ebook Central Academic Complete | ||
| 650 | 0 | |a Integrated circuits |x Verification. | |
| 650 | 0 | |a Application-specific integrated circuits |x Design. | |
| 650 | 0 | |a Systems on a chip |x Design. | |
| 650 | 0 | |a SystemVerilog (Computer hardware description language) | |
| 650 | 0 | |a Systems engineering. | |
| 650 | 6 | |a Circuits intégrés |x Vérification. | |
| 650 | 6 | |a SystemVerilog (Langage de description de matériel informatique) | |
| 650 | 6 | |a Ingénierie des systèmes. | |
| 650 | 6 | |a Informatique. | |
| 650 | 7 | |a systems engineering. |2 aat | |
| 650 | 7 | |a data processing. |2 aat | |
| 650 | 7 | |a computer science. |2 aat | |
| 650 | 7 | |a Computer architecture & logic design. |2 bicssc | |
| 650 | 7 | |a Circuits & components. |2 bicssc | |
| 650 | 7 | |a TECHNOLOGY & ENGINEERING |x Mechanical. |2 bisacsh | |
| 650 | 7 | |a SystemVerilog (Computer hardware description language) |2 fast | |
| 650 | 7 | |a Integrated circuits |x Verification |2 fast | |
| 650 | 7 | |a Application-specific integrated circuits |x Design |2 fast | |
| 650 | 7 | |a Electronic circuits |2 fast | |
| 650 | 7 | |a Engineering |2 fast | |
| 650 | 7 | |a Logic design |2 fast | |
| 650 | 7 | |a Microprocessors |2 fast | |
| 758 | |i has work: |a ASIC/SoC functional design verification (Text) |1 https://id.oclc.org/worldcat/entity/E39PCFBvMFQCt7MBpvqy4MYPry |4 https://id.oclc.org/worldcat/ontology/hasWork | ||
| 776 | 0 | 8 | |i Printed edition: |z 9783319594170 |
| 856 | 4 | 0 | |u https://ebookcentral.uam.elogim.com/lib/uam-ebooks/detail.action?docID=4890725 |z Texto completo |
| 938 | |a ProQuest Ebook Central |b EBLB |n EBL4890725 | ||
| 938 | |a EBSCOhost |b EBSC |n 1543788 | ||
| 938 | |a YBP Library Services |b YANK |n 14665194 | ||
| 994 | |a 92 |b IZTAP | ||