Cargando…

Non-Volatile In-Memory Computing by Spintronics.

Detalles Bibliográficos
Clasificación:Libro Electrónico
Autor principal: Yu, Hao
Otros Autores: Ni, Leibin, Wang, Yuhao, Iniewski, Kris
Formato: Electrónico eBook
Idioma:Inglés
Publicado: San Rafael : Morgan & Claypool Publishers, 2016.
Colección:Synthesis lectures on emerging engineering technologies.
Temas:
Acceso en línea:Texto completo

MARC

LEADER 00000cam a2200000Mu 4500
001 EBOOKCENTRAL_ocn967108953
003 OCoLC
005 20240329122006.0
006 m o d
007 cr |n|---|||||
008 161224s2016 xx o 000 0 eng d
040 |a EBLCP  |b eng  |e pn  |c EBLCP  |d COO  |d OCLCQ  |d WYU  |d OCLCO  |d OCLCQ  |d REDDC  |d OCLCF  |d OCLCO  |d OCLCL 
020 |a 9781627056441 
020 |a 1627056440 
035 |a (OCoLC)967108953 
050 4 |a TK7874.887  |b .Y8 2017 
082 0 4 |a 621.3  |q OCoLC  |2 23/eng/20230216 
049 |a UAMI 
100 1 |a Yu, Hao. 
245 1 0 |a Non-Volatile In-Memory Computing by Spintronics. 
260 |a San Rafael :  |b Morgan & Claypool Publishers,  |c 2016. 
300 |a 1 online resource (163 pages) 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
490 1 |a Synthesis Lectures on Emerging Engineering Technologies 
588 0 |a Print version record. 
505 0 |a Preface; Acknowledgments; Introduction; Memory Wall; Traditional Semiconductor Memory; Overview; Nano-scale Limitations; Non-volatile Spintronic Memory; Basic Magnetization Process; Magnetization Damping; Spin-transfer Torque; Magnetization Dynamics; Domain Wall Propagation; Traditional Memory Architecture; Non-volatile In-memory Computing Architecture; References; Non-volatile Spintronic Device and Circuit; SPICE Formulation with New Nano-scale NVM Devices; Traditional Modified Nodal Analysis; New MNA with Non-volatile State Variables; STT-MTJ Device and Model; STT-MTJ; STT-RAM. 
505 8 |a Topological InsulatorDomain Wall Device and Model; Magnetization Reversal; MTJ Resistance; Domain Wall Propagation; Circular Domain Wall Nanowire; Spintronic Storage; Spintronic Memory; Spintronic Readout; Spintronic Logic; XOR; Adder; Multiplier; LUT; Spintronic Interconnect; Coding-based Interconnect; Domain Wall-based Encoder/Decoder; Performance Evaluation; References; In-memory Data Encryption; In-memory Advanced Encryption Standard; Fundamental of AES; Domain Wall Nanowire-based AES Computing; Pipelined AES by Domain Wall Nanowire; Performance Evaluation. 
505 8 |a Domain Wall-based SIMON Block CipherFundamental of SIMON Block Cipher; Hardware Stages; Round Counter; Control Signals; Key Expansion; Encryption; Performance Evaluation; References; In-memory Data Analytics; In-memory Machine Learning; Extreme Learning Machine; MapReduce-based Matrix Multiplication; Domain Wall-based Hardware Mapping; Performance Evaluation; In-memory Face Recognition; Energy-efficient STT-MRAM with Spare-represented Data; QoS-aware Adaptive Current Scaling; STT-RAM based Hardware Mapping; Performance Evaluation; References; Authors' Biographies. 
590 |a ProQuest Ebook Central  |b Ebook Central Academic Complete 
650 0 |a Spintronics. 
650 0 |a Nonvolatile random-access memory. 
650 6 |a Électronique de spin. 
650 6 |a Ordinateurs  |x Mémoires vives non volatiles. 
650 7 |a Nonvolatile random-access memory  |2 fast 
650 7 |a Spintronics  |2 fast 
700 1 |a Ni, Leibin. 
700 1 |a Wang, Yuhao. 
700 1 |a Iniewski, Kris. 
758 |i has work:  |a Non-volatile in-memory computing by spintronics (Text)  |1 https://id.oclc.org/worldcat/entity/E39PCH8mKcf34XPBrMd89VX36X  |4 https://id.oclc.org/worldcat/ontology/hasWork 
776 0 8 |i Print version:  |a Yu, Hao.  |t Non-Volatile In-Memory Computing by Spintronics.  |d San Rafael : Morgan & Claypool Publishers, ©2016 
830 0 |a Synthesis lectures on emerging engineering technologies. 
856 4 0 |u https://ebookcentral.uam.elogim.com/lib/uam-ebooks/detail.action?docID=4764785  |z Texto completo 
938 |a ProQuest Ebook Central  |b EBLB  |n EBL4764785 
994 |a 92  |b IZTAP