|
|
|
|
LEADER |
00000cam a2200000 i 4500 |
001 |
EBOOKCENTRAL_ocn961434293 |
003 |
OCoLC |
005 |
20240329122006.0 |
006 |
m o d |
007 |
cr |n|---||||| |
008 |
161112s2016 xx o 000 0 eng d |
040 |
|
|
|a EBLCP
|b eng
|e pn
|c EBLCP
|d OCLCQ
|d IDB
|d OCLCF
|d OCLCO
|d OCLCQ
|d ESU
|d UKAHL
|d OCLCQ
|d K6U
|d OCLCO
|d OCLCQ
|d OCLCO
|d OCLCL
|
020 |
|
|
|a 9781119371144
|
020 |
|
|
|a 1119371147
|
035 |
|
|
|a (OCoLC)961434293
|
050 |
|
4 |
|a TK7868.D5
|b .N356 2016eb
|
082 |
0 |
4 |
|a 621.381
|2 23
|
049 |
|
|
|a UAMI
|
100 |
1 |
|
|a Ndjountche, Tertulien.
|
245 |
1 |
0 |
|a Digital Electronics, Volume 3 :
|b Finite-state Machines.
|
260 |
|
|
|a Somerset :
|b Wiley,
|c 2016.
|
300 |
|
|
|a 1 online resource (335 pages)
|
336 |
|
|
|a text
|b txt
|2 rdacontent
|
337 |
|
|
|a computer
|b c
|2 rdamedia
|
338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
588 |
0 |
|
|a Print version record.
|
505 |
0 |
|
|a Cover ; Title Page ; Copyright ; Contents; Preface; Summary; The reader; 1. Synchronous Finite State Machines; 1.1. Introduction; 1.2. State diagram; 1.3. Design of synchronous finite state machines; 1.4. Examples; 1.4.1. Flip-flops; 1.4.2. Binary sequence detector; 1.4.2.1. Mealy model; 1.4.2.2. Moore model; 1.4.3. State machine implementation based on a state table; 1.4.3.1. D flip-flop; 1.4.3.2. JK flip-flop; 1.4.4. Variable width pulse generator; 1.5. Equivalent states and minimization of the number of states; 1.5.1. Implication table method; 1.5.1.1. Example 1; 1.5.1.2. Example 2.
|
505 |
8 |
|
|a 1.5.1.3. Example 31.5.2. Partitioning method; 1.5.2.1. Example 1; 1.5.2.2. Example 2; 1.5.2.3. Example 3; 1.5.3. Simplification of incompletely specified machines; 1.5.3.1. Definition and basic concepts; 1.5.3.2. Example 1; 1.5.3.3. Example 2; 1.5.3.4. Example 3; 1.6. State encoding; 1.7. Transformation of Moore and Mealy state machines; 1.8. Splitting finite state machines; 1.8.1. Rules for splitting; 1.8.2. Example 1; 1.8.3. Example 2; 1.9. Sequence detector implementation based on a programmable circuit; 1.10. Practical considerations; 1.10.1. Propagation delays and race conditions.
|
505 |
8 |
|
|a 1.10.2. Timing specifications1.11. Exercises; 1.12. Solutions; 2. Algorithmic State Machines; 2.1. Introduction; 2.2. Structure of an ASM; 2.3. ASM chart; 2.4. Applications; 2.4.1. Serial adder/subtracter; 2.4.2. Multiplier based on addition and shift operations; 2.4.3. Divider based on subtraction and shift operations; 2.4.4. Controller for an automatic vending machine; 2.4.5. Traffic light controller; 2.5. Exercises; 2.6. Solutions; 3. Asynchronous Finite State Machines; 3.1. Introduction; 3.2. Overview; 3.3. Gated D latch; 3.4. Muller C-element; 3.5. Self-timed circuit.
|
505 |
8 |
|
|a 3.6. Encoding the states of an asynchronous state machine3.7. Synthesis of asynchronous circuits; 3.7.1. Oscillatory cycle; 3.7.2. Essential and d-trio hazards; 3.7.2.1. Essential hazard; 3.7.2.2. d-trio hazard; 3.7.2.3. Essential and d-trio hazard detection; 3.7.3. Design of asynchronous state machines; 3.8. Application examples of asynchronous state machines; 3.8.1. Pulse synchronizer; 3.8.2. Asynchronous counter; 3.9. Implementation of asynchronous machines using SR latches or C-elements; 3.10. Asynchronous state machine operating in pulse mode.
|
505 |
8 |
|
|a 3.11. Asynchronous state machine operating in burst mode3.12. Exercises; 3.13. Solutions; Appendix. Overview of VHDL Language; A.1. Introduction; A.2. Principles of VHDL; A.2.1. Names; A.2.2. Comments; A.2.3. Library and packages; A.2.4. Ports; A.2.5. Signal and variable; A.2.6. Data types and objects; A.2.7. Attributes; A.2.8. Entity and architecture; A.3. Concurrent instructions; A.3.1. Concurrent instructions with selective assignment; A.3.2. Concurrent instructions with conditional assignment; A.4. Components; A.4.1. Generics; A.4.2. The GENERATE Instruction; A.4.3. Process.
|
500 |
|
|
|a A.5. Sequential structures.
|
520 |
8 |
|
|a The book presents the principles of combinational and sequential logic and the underlying techniques for the analysis and design of digital circuits. The approach is gradual and relatively independent of each other chapters.
|b This third volume in the comprehensive Digital Electronics series, which explores the basic principles and concepts of digital circuits, focuses on finite state machines. These machines are characterized by a behavior that is determined by a limited and defined number of states, the holding conditions for each state, and the branching conditions from one state to another. They only allow one transition at a time and can be divided into two components: a combinational logic circuit and a sequential logic circuit. The approach is gradual and relatively independent of each other chapters. To facilitate the assimilation and practical implementation of various concepts, the book is complemented by a selection of practical exercises.
|
590 |
|
|
|a ProQuest Ebook Central
|b Ebook Central Academic Complete
|
650 |
|
0 |
|a Digital electronics.
|
650 |
|
0 |
|a Sequential machine theory.
|
650 |
|
6 |
|a Électronique numérique.
|
650 |
|
6 |
|a Théorie des machines séquentielles.
|
650 |
|
7 |
|a Digital electronics
|2 fast
|
650 |
|
7 |
|a Sequential machine theory
|2 fast
|
758 |
|
|
|i has work:
|a 3 Digital electronics Finite-state machines (Text)
|1 https://id.oclc.org/worldcat/entity/E39PCGDjGchMjhfbk3TD66qgjC
|4 https://id.oclc.org/worldcat/ontology/hasWork
|
776 |
0 |
8 |
|i Print version:
|a Ndjountche, Tertulien.
|t Digital Electronics, Volume 3 : Finite-state Machines.
|d Somerset : Wiley, ©2016
|z 9781848219861
|
856 |
4 |
0 |
|u https://ebookcentral.uam.elogim.com/lib/uam-ebooks/detail.action?docID=4722457
|z Texto completo
|
936 |
|
|
|a BATCHLOAD
|
938 |
|
|
|a Askews and Holts Library Services
|b ASKH
|n AH31957209
|
938 |
|
|
|a EBL - Ebook Library
|b EBLB
|n EBL4722457
|
994 |
|
|
|a 92
|b IZTAP
|