|
|
|
|
LEADER |
00000cam a2200000Mu 4500 |
001 |
EBOOKCENTRAL_ocn880901391 |
003 |
OCoLC |
005 |
20240329122006.0 |
006 |
m o d |
007 |
cr |n|---||||| |
008 |
140505s2013 xx o 000 0 eng |
040 |
|
|
|a AU@
|b eng
|e pn
|c AU@
|d EBLCP
|d DEBSZ
|d OCLCQ
|d ZCU
|d MERUC
|d U3W
|d OCLCO
|d OCLCF
|d OCLCQ
|d OCLCO
|d OCLCQ
|d DKC
|d OCLCQ
|d OCLCO
|d OCLCQ
|d OCLCO
|d OCLCL
|
019 |
|
|
|a 827208491
|
020 |
|
|
|a 9781118577783
|
020 |
|
|
|a 1118577787
|
029 |
0 |
|
|a AU@
|b 000052913865
|
029 |
1 |
|
|a AU@
|b 000061110667
|
029 |
1 |
|
|a DEBSZ
|b 431321841
|
035 |
|
|
|a (OCoLC)880901391
|z (OCoLC)827208491
|
050 |
|
4 |
|a QA76.9.A73 .B384 2013
|
082 |
0 |
4 |
|a 004.22
|
049 |
|
|
|a UAMI
|
100 |
1 |
|
|a Blanchet, Gérard.
|
245 |
1 |
0 |
|a Computer Architecture.
|
260 |
|
|
|a Hoboken :
|b Wiley,
|c 2013.
|
300 |
|
|
|a 1 online resource (380 pages)
|
336 |
|
|
|a text
|b txt
|2 rdacontent
|
337 |
|
|
|a computer
|b c
|2 rdamedia
|
338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
490 |
1 |
|
|a ISTE
|
588 |
0 |
|
|a Print version record.
|
505 |
0 |
|
|a Title Page; Contents; Preface; PART 1. ELEMENTS OF A BASIC ARCHITECTURE; Chapter 1. Introduction; 1.1. Historical background; 1.1.1. Automations and mechanical calculators; 1.1.2. From external program to stored program; 1.1.3. The different generations; 1.2. Introduction to internal operation; 1.2.1. Communicating with the machine; 1.2.2. Carrying out the instructions; 1.3. Future prospects; Chapter 2. The Basic Modules; 2.1. Memory; 2.1.1. Definitions; 2.1.2. A few elements of technology; 2.2. The processor; 2.2.1. Functional units; 2.2.2. Processor registers.
|
505 |
8 |
|
|a 2.2.3. The elements of the processing unit2.2.4. The elements of the control unit; 2.2.5. The address calculation unit; 2.3. Communication between modules; 2.3.1. The PCI bus; Chapter 3. The Representation of Information; 3.1. Review; 3.1.1. Base 2; 3.1.2. Binary, octal and hexadecimal representations; 3.2. Number representation conventions; 3.2.1. Integers; 3.2.2. Real numbers; 3.2.3. An example of a floating-point representation, the IEEE-754 standard; 3.2.4. Dynamic range and precision; 3.2.5. Implementation; 3.2.6. Extensions of the IEEE-754 standard; 3.3. Character representation.
|
505 |
8 |
|
|a 3.3.1. 8-bit representation3.3.2. Modern representations; 3.4. Exercises; PART 2. PROGRAMMING MODEL AND OPERATION; Chapter 4. Instructions; 4.1. Programming model; 4.1.1. The registers of the I8086; 4.1.2. Address construction and addressing modes; 4.2. The set of instructions; 4.2.1. Movement instructions; 4.2.2. Arithmetic and logic instructions; 4.2.3. Shift instructions; 4.2.4. Branching; 4.2.5. Other instructions; 4.3. Programming examples; 4.4. From assembly language to basic instructions; 4.4.1. The assembler; 4.4.2. The assembly phases; 4.4.3. The linker.
|
505 |
8 |
|
|a 4.4.4. When to program in assembly languageChapter 5. The Processor; 5.1. The control bus; 5.1.1. Reset line; 5.1.2. Hold line; 5.1.3. Wait control line; 5.1.4. Interrupt lines; 5.1.5. Conceptual diagram; 5.2. Execution of an instruction: an example; 5.2.1. Execution of the instruction; 5.2.2. Timing diagram; 5.3. Sequencer composition; 5.3.1. Traditional synthesis methods; 5.3.2. Microprogramming; 5.4. Extensions; 5.4.1. Coprocessors; 5.4.2. Vector extensions; 5.4.3. DSP and GPU; 5.5. Exercise; Chapter 6. Inputs and Outputs; 6.1. Examples; 6.1.1. Example: controlling a thermocouple.
|
505 |
8 |
|
|a 6.1.2. Example: serial terminal connection6.2. Design and addressing of EU; 6.2.1. Design of exchange units; 6.2.2. Exchange unit addressing; 6.3. Exchange modes; 6.3.1. The polling exchange mode; 6.3.2. Direct memory access; 6.3.3. Interrupts; 6.4. Handling interrupts; 6.4.1. Operating principle; 6.4.2. Examples; 6.4.3. Software interrupts; 6.4.4. Masking and unmasking interrupts; 6.4.5. Interrupt priorities or levels; 6.4.6. Similar mechanisms; 6.5. Exercises; PART 3. MEMORY HIERARCHY; Chapter 7. Memory; 7.1. The memory resource; 7.2. Characteristics; 7.3. Memory hierarchy.
|
505 |
8 |
|
|a 7.3.1. Principle of locality.
|
520 |
|
|
|a This book lays out the concepts necessary to understand how a computer works. For reasons of clarity, the authors have deliberately chosen examples that apply to machines from all eras, without having to water down the contents of the book. This choice helps to show how techniques, concepts and performances have evolved since the first computers. The book is divided into five parts. The first four, which are of increasing difficulty, are the core of the book: "Elements of a Basic Architecture", "Programming Model and Operation", "Memory Hierarchy", "Parallelism and Performance Enhancement". The.
|
590 |
|
|
|a ProQuest Ebook Central
|b Ebook Central Academic Complete
|
650 |
|
0 |
|a Computer architecture.
|
650 |
|
6 |
|a Ordinateurs
|x Architecture.
|
650 |
|
7 |
|a Computer architecture
|2 fast
|
700 |
1 |
|
|a Dupouy, Bertrand.
|
758 |
|
|
|i has work:
|a Computer architecture (Text)
|1 https://id.oclc.org/worldcat/entity/E39PCH8qc9JwRRrMTVg8DfF8Q3
|4 https://id.oclc.org/worldcat/ontology/hasWork
|
776 |
0 |
8 |
|i Print version:
|a Blanchet, Gérard.
|t Computer Architecture.
|d Hoboken : Wiley, ©2013
|z 9781848214293
|
830 |
|
0 |
|a ISTE.
|
856 |
4 |
0 |
|u https://ebookcentral.uam.elogim.com/lib/uam-ebooks/detail.action?docID=1117269
|z Texto completo
|
938 |
|
|
|a EBL - Ebook Library
|b EBLB
|n EBL1117269
|
994 |
|
|
|a 92
|b IZTAP
|