|
|
|
|
LEADER |
00000cam a2200000 a 4500 |
001 |
EBOOKCENTRAL_ocn868964549 |
003 |
OCoLC |
005 |
20240329122006.0 |
006 |
m o d |
007 |
cr cnu---unuuu |
008 |
140124s2014 nju ob 001 0 eng d |
040 |
|
|
|a IDEBK
|b eng
|e pn
|c IDEBK
|d EBLCP
|d N$T
|d OCLCQ
|d CDX
|d OCLCF
|d OCLCQ
|d YDXCP
|d DEBSZ
|d OCLCQ
|d COCUF
|d MOR
|d LIP
|d VGM
|d ZCU
|d MERUC
|d OCLCQ
|d U3W
|d OCLCQ
|d INT
|d VT2
|d AU@
|d OCLCQ
|d DKC
|d OCLCQ
|d UKAHL
|d OCLCQ
|d OCLCO
|d OCLCQ
|d OCLCO
|d OCLCQ
|d OCLCL
|
020 |
|
|
|a 9781118790137
|q (electronic bk.)
|
020 |
|
|
|a 1118790138
|q (electronic bk.)
|
020 |
|
|
|a 1306373778
|q (electronic bk.)
|
020 |
|
|
|a 9781306373777
|q (electronic bk.)
|
020 |
|
|
|z 9781848215931
|
029 |
1 |
|
|a DEBBG
|b BV043607184
|
029 |
1 |
|
|a DEBSZ
|b 406588678
|
029 |
1 |
|
|a DEBSZ
|b 431611289
|
029 |
1 |
|
|a DEBSZ
|b 449409759
|
035 |
|
|
|a (OCoLC)868964549
|
050 |
|
4 |
|a TK7895 .E42
|
072 |
|
7 |
|a COM
|x 051010
|2 bisacsh
|
082 |
0 |
4 |
|a 005.13
|
049 |
|
|
|a UAMI
|
100 |
1 |
|
|a Rochange, Christine.
|
245 |
1 |
0 |
|a Time-Predictable Architectures /
|c Christine Rochange, Sascha Uhrig, Pascal Sainrat.
|
260 |
|
|
|a Hoboken, NJ :
|b Wiley-ISTE,
|c 2014.
|
300 |
|
|
|a 1 online resource
|
336 |
|
|
|a text
|b txt
|2 rdacontent
|
337 |
|
|
|a computer
|b c
|2 rdamedia
|
338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
490 |
0 |
|
|a Focus Computer Engineering Series
|
588 |
0 |
|
|a Print version record.
|
504 |
|
|
|a Includes bibliographical references and index.
|
505 |
0 |
|
|a Real-Time Systems and Time Predictability / Christine Rochange, Sascha Uhrig, Pascal Sainrat -- Timing Analysis of Real-Time Systems / Christine Rochange, Sascha Uhrig, Pascal Sainrat -- Current Processor Architectures / Christine Rochange, Sascha Uhrig, Pascal Sainrat -- Memory Hierarchy / Christine Rochange, Sascha Uhrig, Pascal Sainrat -- Multicores / Christine Rochange, Sascha Uhrig, Pascal Sainrat -- Example Architectures / Christine Rochange, Sascha Uhrig, Pascal Sainrat.
|
520 |
|
|
|a Building computers that can be used to design embedded real-time systems is the subject of this title. Real-time embedded software requires increasingly higher performances. The authors therefore consider processors that implement advanced mechanisms such as pipelining, out-of-order execution, branch prediction, cache memories, multi-threading, multicorearchitectures, etc. The authors of this book investigate the timepredictability of such schemes.
|
590 |
|
|
|a ProQuest Ebook Central
|b Ebook Central Academic Complete
|
650 |
|
0 |
|a Real-time data processing.
|
650 |
|
0 |
|a Computer architecture.
|
650 |
|
6 |
|a Temps réel (Informatique)
|
650 |
|
6 |
|a Ordinateurs
|x Architecture.
|
650 |
|
7 |
|a COMPUTERS
|x Programming Languages
|x General.
|2 bisacsh
|
650 |
|
7 |
|a Computer architecture
|2 fast
|
650 |
|
7 |
|a Real-time data processing
|2 fast
|
650 |
|
7 |
|a Computers and IT.
|2 ukslc
|
700 |
1 |
|
|a Uhrig, Sascha.
|
700 |
1 |
|
|a Sainrat, Pascal.
|
758 |
|
|
|i has work:
|a Time-Predictable Architectures (Text)
|1 https://id.oclc.org/worldcat/entity/E39PCGg7phDhTCdKJH77FjgpCP
|4 https://id.oclc.org/worldcat/ontology/hasWork
|
776 |
0 |
8 |
|i Print version:
|a Rochange, Christine.
|t Time-Predictable Architectures.
|d Wiley-ISTE 2014
|z 1306373778
|
856 |
4 |
0 |
|u https://ebookcentral.uam.elogim.com/lib/uam-ebooks/detail.action?docID=1599320
|z Texto completo
|
938 |
|
|
|a Askews and Holts Library Services
|b ASKH
|n AH26384170
|
938 |
|
|
|a Askews and Holts Library Services
|b ASKH
|n AH26186741
|
938 |
|
|
|a Coutts Information Services
|b COUT
|n 27386250
|
938 |
|
|
|a EBL - Ebook Library
|b EBLB
|n EBL1599320
|
938 |
|
|
|a EBSCOhost
|b EBSC
|n 688377
|
938 |
|
|
|a ProQuest MyiLibrary Digital eBook Collection
|b IDEB
|n cis27386250
|
938 |
|
|
|a YBP Library Services
|b YANK
|n 11597401
|
938 |
|
|
|a YBP Library Services
|b YANK
|n 12673360
|
994 |
|
|
|a 92
|b IZTAP
|