|
|
|
|
LEADER |
00000cam a2200000Mi 4500 |
001 |
EBOOKCENTRAL_ocn853266843 |
003 |
OCoLC |
005 |
20240329122006.0 |
006 |
m o d |
007 |
cr mnu---uuaaa |
008 |
100301s2002 mau o 000 0 eng |
040 |
|
|
|a AU@
|b eng
|e pn
|c AU@
|d OCLCO
|d OCLCQ
|d OCLCO
|d EBLCP
|d OCLCQ
|d OCLCF
|d ZCU
|d MERUC
|d OCLCQ
|d OCL
|d ICG
|d OCLCQ
|d TKN
|d LEAUB
|d DKC
|d OCLCQ
|d HS0
|d UWK
|d OCLCQ
|d OCLCO
|d OCLCQ
|d OCLCO
|
019 |
|
|
|a 923696267
|a 1164904992
|a 1166282313
|
020 |
|
|
|a 9780792376729
|
020 |
|
|
|a 0792376722
|
020 |
|
|
|a 9780306476808
|
020 |
|
|
|a 0306476800
|
020 |
|
|
|a 1280206365
|
020 |
|
|
|a 9781280206368
|
020 |
|
|
|a 9786610206360
|
020 |
|
|
|a 6610206368
|
024 |
7 |
|
|a 10.1007/b116511.
|2 doi
|
029 |
0 |
|
|a AU@
|b 000051745504
|
029 |
1 |
|
|a AU@
|b 000061145872
|
029 |
1 |
|
|a DEBBG
|b BV044091011
|
029 |
1 |
|
|a NZ1
|b 14977436
|
029 |
1 |
|
|a AU@
|b 000072977150
|
035 |
|
|
|a (OCoLC)853266843
|z (OCoLC)923696267
|z (OCoLC)1164904992
|z (OCoLC)1166282313
|
050 |
|
4 |
|a TK7888.4
|
072 |
|
7 |
|a TJFC
|2 bicssc
|
072 |
|
7 |
|a TEC008010
|2 bisacsh
|
082 |
0 |
4 |
|a 621.3815
|2 23
|
049 |
|
|
|a UAMI
|
100 |
1 |
|
|a Lee, James M.
|
245 |
1 |
0 |
|a Verilog® Quicstart :
|b a Practical Guide to Simulation and Synthesis in Verilog /
|c by James M. Lee.
|
250 |
|
|
|a Third edition.
|
260 |
|
|
|a Boston, MA :
|b Springer US,
|c 2002.
|
300 |
|
|
|a 1 online resource (xxii, 355 pages)
|
336 |
|
|
|a text
|b txt
|2 rdacontent
|
337 |
|
|
|a computer
|b c
|2 rdamedia
|
338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
490 |
1 |
|
|a The International Series in Engineering and Computer Science,
|x 0893-3405 ;
|v 667
|
505 |
0 |
|
|a Introduction -- Introduction to the Verilog Language -- Structural Modeling -- Starting Procedural Modeling -- System Tasks for Displaying Results -- Data Objects -- Procedural Assignments -- Operators -- Creating Combinatorial and Sequential Logic -- Procedural Flow Control -- Tasks and Functions -- Advanced Procedural Modeling -- User-Defined Primitives -- Parameterized Modules -- State Machines -- Modeling Tips -- Modeling Style Trade-Offs -- Test Benches and Test Management -- Model Organization -- Common Errors -- Debugging a Design -- Code Coverage -- Appendix A: Gate-Level Details.
|
520 |
|
|
|a From a review of the Second Edition 'If you are new to the field and want to know what "all this Verilog stuff is about," you've found the golden goose. The text here is straight forward, complete, and example rich -mega-multi-kudos to the author James Lee. Though not as detailed as the Verilog reference guides from Cadence, it likewise doesn't suffer from the excessive abstractness those make you wade through. This is a quick and easy read, and will serve as a desktop reference for as long as Verilog lives. Best testimonial: I'm buying my fourth and fifth copies tonight (I've loaned out/lost two of my others).' Zach Coombes, AMD
|
546 |
|
|
|a English.
|
590 |
|
|
|a ProQuest Ebook Central
|b Ebook Central Academic Complete
|
650 |
|
0 |
|a Computer science.
|
650 |
|
0 |
|a Computer hardware.
|
650 |
|
0 |
|a Computer-aided design.
|
650 |
|
0 |
|a Systems engineering.
|
650 |
|
2 |
|a Electronic Data Processing
|
650 |
|
2 |
|a Computer-Aided Design
|
650 |
|
6 |
|a Informatique.
|
650 |
|
6 |
|a Conception assistée par ordinateur.
|
650 |
|
6 |
|a Ingénierie des systèmes.
|
650 |
|
7 |
|a computer-aided designs (visual works)
|2 aat
|
650 |
|
7 |
|a systems engineering.
|2 aat
|
650 |
|
7 |
|a computer-aided design (process)
|2 aat
|
650 |
|
7 |
|a Computer-aided design
|2 fast
|
650 |
|
7 |
|a Computer science
|2 fast
|
650 |
|
7 |
|a Systems engineering
|2 fast
|
776 |
0 |
8 |
|i Printed edition
|z 9780792376729
|
830 |
|
0 |
|a International series in engineering and computer science ;
|v 667.
|
856 |
4 |
0 |
|u https://ebookcentral.uam.elogim.com/lib/uam-ebooks/detail.action?docID=3035566
|z Texto completo
|
938 |
|
|
|a EBL - Ebook Library
|b EBLB
|n EBL3035566
|
994 |
|
|
|a 92
|b IZTAP
|