Cargando…
MULTICORE SYSTEMS ON-CHIP
Conventional on-chip communication design mostly use ad-hoc approaches that fail to meet the challenges posed by the next-generation MultiCore Systems on-chip (MCSoC) designs. These major challenges include wiring delay, predictability, diverse interconnection architectures, and power dissipation. A...
| Clasificación: | Libro Electrónico |
|---|---|
| Autor principal: | |
| Autor Corporativo: | |
| Formato: | Electrónico eBook |
| Idioma: | Inglés |
| Publicado: |
Paris :
Atlantis Press : Imprint: Atlantis Press,
2010.
|
| Edición: | 1st ed. 2010. |
| Colección: | Atlantis Ambient and Pervasive Intelligence,
3 |
| Temas: | |
| Acceso en línea: | Texto Completo |
MARC
| LEADER | 00000nam a22000005i 4500 | ||
|---|---|---|---|
| 001 | 978-94-91216-33-6 | ||
| 003 | DE-He213 | ||
| 005 | 20220121010431.0 | ||
| 007 | cr nn 008mamaa | ||
| 008 | 120301s2010 fr | s |||| 0|eng d | ||
| 020 | |a 9789491216336 |9 978-94-91216-33-6 | ||
| 024 | 7 | |a 10.2991/978-94-91216-33-6 |2 doi | |
| 050 | 4 | |a TK7895.M4 | |
| 050 | 4 | |a QA76.9.M45 | |
| 072 | 7 | |a UK |2 bicssc | |
| 072 | 7 | |a COM067000 |2 bisacsh | |
| 072 | 7 | |a UK |2 thema | |
| 082 | 0 | 4 | |a 004.53 |2 23 |
| 100 | 1 | |a Abderazek, Ben Abadallah. |e author. |4 aut |4 http://id.loc.gov/vocabulary/relators/aut | |
| 245 | 1 | 0 | |a MULTICORE SYSTEMS ON-CHIP |h [electronic resource] / |c by Ben Abadallah Abderazek. |
| 250 | |a 1st ed. 2010. | ||
| 264 | 1 | |a Paris : |b Atlantis Press : |b Imprint: Atlantis Press, |c 2010. | |
| 300 | |a XVIII, 180 p. |b online resource. | ||
| 336 | |a text |b txt |2 rdacontent | ||
| 337 | |a computer |b c |2 rdamedia | ||
| 338 | |a online resource |b cr |2 rdacarrier | ||
| 347 | |a text file |b PDF |2 rda | ||
| 490 | 1 | |a Atlantis Ambient and Pervasive Intelligence, |x 2215-1893 ; |v 3 | |
| 505 | 0 | |a Multicore Systems Design Methodology -- Design for Low Power Systems -- Network-on-Chip for Multi- and Many-Core Systems -- Parallelizing Compiler for High Performance Computing -- Dual-Execution Processor Architecture for Embedded Computing -- Low Power Embedded Core Architecture -- ReconfigurableMulticore Architectures. | |
| 520 | |a Conventional on-chip communication design mostly use ad-hoc approaches that fail to meet the challenges posed by the next-generation MultiCore Systems on-chip (MCSoC) designs. These major challenges include wiring delay, predictability, diverse interconnection architectures, and power dissipation. A Network-on-Chip (NoC) paradigm is emerging as the solution for the problems of interconnecting dozens of cores into a single system on-chip. However, there are many problems associated with the design of such systems. These problems arise from non-scalable global wire delays, failure to achieve global synchronization, and difficulties associated with non-scalable bus-based functional interconnects. The book consists of three parts, with each part being subdivided into four chapters. The first part deals with design and methodology issues. The architectures used in conventional methods of MCSoCs design and custom multiprocessor architectures are not flexible enough to meet the requirements of different application domains and not scalable enough to meet different computation needs and different complexities of various applications. Several chapters of the first part will emphasize on the design techniques and methodologies. The second part covers the most critical part of MCSoCs design - the interconnections. One approach to addressing the design methodologies is to adopt the so-called reusability feature to boost design productivity. In the past years, the primitive design units evolved from transistors to gates, finite state machines, and processor cores. The network-on-chip paradigm offers this attractive property for the future and will be able to close the productivity gap. The last part of this book delves into MCSoCs validations and optimizations. A more qualitative approach of system validation is based on the use of formal techniques for hardware design. The main advantage of formal methods is the possibility to prove the validity of essential design requirements. As formal languages have a mathematical foundation, it is possible to formally extract and verify these desired properties of the complete abstract state space. Online testing techniques for identifying faults that can lead to system failure are also surveyed. Emphasis is given to analytical redundancy-based techniques that have been developed for fault detection and isolation in the automatic control area. | ||
| 650 | 0 | |a Computer storage devices. | |
| 650 | 0 | |a Memory management (Computer science). | |
| 650 | 1 | 4 | |a Computer Memory Structure. |
| 710 | 2 | |a SpringerLink (Online service) | |
| 773 | 0 | |t Springer Nature eBook | |
| 830 | 0 | |a Atlantis Ambient and Pervasive Intelligence, |x 2215-1893 ; |v 3 | |
| 856 | 4 | 0 | |u https://doi.uam.elogim.com/10.2991/978-94-91216-33-6 |z Texto Completo |
| 912 | |a ZDB-2-SCS | ||
| 912 | |a ZDB-2-SXCS | ||
| 950 | |a Computer Science (SpringerNature-11645) | ||
| 950 | |a Computer Science (R0) (SpringerNature-43710) | ||