Cargando…
Hardware/Software Co-design for Heterogeneous Multi-core Platforms The hArtes Toolchain /
This book describes the results and outcome of the FP6 project, known as hArtes, which focuses on the development of an integrated tool chain targeting a heterogeneous multi core platform comprising of a general purpose processor (ARM or powerPC), a DSP (the diopsis) and an FPGA. The tool chain take...
| Clasificación: | Libro Electrónico |
|---|---|
| Autor Corporativo: | |
| Otros Autores: | |
| Formato: | Electrónico eBook |
| Idioma: | Inglés |
| Publicado: |
Dordrecht :
Springer Netherlands : Imprint: Springer,
2012.
|
| Edición: | 1st ed. 2012. |
| Temas: | |
| Acceso en línea: | Texto Completo |
MARC
| LEADER | 00000nam a22000005i 4500 | ||
|---|---|---|---|
| 001 | 978-94-007-1406-9 | ||
| 003 | DE-He213 | ||
| 005 | 20220116113707.0 | ||
| 007 | cr nn 008mamaa | ||
| 008 | 111104s2012 ne | s |||| 0|eng d | ||
| 020 | |a 9789400714069 |9 978-94-007-1406-9 | ||
| 024 | 7 | |a 10.1007/978-94-007-1406-9 |2 doi | |
| 050 | 4 | |a TK7867-7867.5 | |
| 072 | 7 | |a TJFC |2 bicssc | |
| 072 | 7 | |a TEC008010 |2 bisacsh | |
| 072 | 7 | |a TJFC |2 thema | |
| 082 | 0 | 4 | |a 621.3815 |2 23 |
| 245 | 1 | 0 | |a Hardware/Software Co-design for Heterogeneous Multi-core Platforms |h [electronic resource] : |b The hArtes Toolchain / |c edited by Koen Bertels. |
| 250 | |a 1st ed. 2012. | ||
| 264 | 1 | |a Dordrecht : |b Springer Netherlands : |b Imprint: Springer, |c 2012. | |
| 300 | |a XXII, 234 p. |b online resource. | ||
| 336 | |a text |b txt |2 rdacontent | ||
| 337 | |a computer |b c |2 rdamedia | ||
| 338 | |a online resource |b cr |2 rdacarrier | ||
| 347 | |a text file |b PDF |2 rda | ||
| 505 | 0 | |a Introduction -- ThArtes Toolchain -- The hArtes Platform -- Audio Array Processing for Telepresence -- In Car Audio -- Extensions of the hArtes Toolchain -- Conclusion: Multi-Core Processor Architectures are Here to Stay. | |
| 520 | |a This book describes the results and outcome of the FP6 project, known as hArtes, which focuses on the development of an integrated tool chain targeting a heterogeneous multi core platform comprising of a general purpose processor (ARM or powerPC), a DSP (the diopsis) and an FPGA. The tool chain takes existing source code and proposes transformations and mappings such that legacy code can easily be ported to a modern, multi-core platform. Benefits of the hArtes approach, described in this book, include: Uses a familiar programming paradigm: hArtes proposes a familiar programming paradigm which is compatible with the widely used programming practice, irrespective of the target platform. Enables users to view multiple cores as a single processor: the hArtes approach abstracts away the heterogeneity as well as the multi-core aspect of the underlying hardware so the developer can view the platform as consisting of a single, general purpose processor. Facilitates easy porting of existing applications: hArtes provides a migration path where either through manual annotation or the use of the tool chain to apply the necessary modifications, one can test on the real platform how the application behaves and, when necessary, repeat the process if the design objective has not been met. Enables development of new applications using powerful toolboxes: the hArtes tool chain provides both high level algorithm exploration tools with subsequent, automatic code generation which can then be fed to other toolboxes in the chain. Employs an open tool chain architecture: any development tool can be integrated in the tool chain, so users are not locked into a single vendor technology. Allows users easily to retarget to new hardware platforms: the same development tools and environments can be used, no matter what hardware platform one targets. Maps from fully automatic to fully manual: developers can choose to opt for a full automatic mapping, semi-automatic or even fully manual. At each step, decisions can be evaluated and overruled if considered inadequate. | ||
| 650 | 0 | |a Electronic circuits. | |
| 650 | 0 | |a Microprocessors. | |
| 650 | 0 | |a Computer architecture. | |
| 650 | 1 | 4 | |a Electronic Circuits and Systems. |
| 650 | 2 | 4 | |a Processor Architectures. |
| 700 | 1 | |a Bertels, Koen. |e editor. |0 (orcid)0000-0001-9310-4885 |1 https://orcid.org/0000-0001-9310-4885 |4 edt |4 http://id.loc.gov/vocabulary/relators/edt | |
| 710 | 2 | |a SpringerLink (Online service) | |
| 773 | 0 | |t Springer Nature eBook | |
| 776 | 0 | 8 | |i Printed edition: |z 9789400797192 |
| 776 | 0 | 8 | |i Printed edition: |z 9789400714052 |
| 776 | 0 | 8 | |i Printed edition: |z 9789400714076 |
| 856 | 4 | 0 | |u https://doi.uam.elogim.com/10.1007/978-94-007-1406-9 |z Texto Completo |
| 912 | |a ZDB-2-ENG | ||
| 912 | |a ZDB-2-SXE | ||
| 950 | |a Engineering (SpringerNature-11647) | ||
| 950 | |a Engineering (R0) (SpringerNature-43712) | ||