Cargando…

Low-Power High-Resolution Analog to Digital Converters Design, Test and Calibration /

With the fast advancement of CMOS fabrication technology, more and more signal-processing functions are implemented in the digital domain for a lower cost, lower power consumption, higher yield, and higher re-configurability. This has recently generated a great demand for low-power, low-voltage A/D...

Descripción completa

Detalles Bibliográficos
Clasificación:Libro Electrónico
Autores principales: Zjajo, Amir (Autor), Pineda de Gyvez, José (Autor)
Autor Corporativo: SpringerLink (Online service)
Formato: Electrónico eBook
Idioma:Inglés
Publicado: Dordrecht : Springer Netherlands : Imprint: Springer, 2011.
Edición:1st ed. 2011.
Colección:Analog Circuits and Signal Processing,
Temas:
Acceso en línea:Texto Completo

MARC

LEADER 00000nam a22000005i 4500
001 978-90-481-9725-5
003 DE-He213
005 20220116131836.0
007 cr nn 008mamaa
008 101029s2011 ne | s |||| 0|eng d
020 |a 9789048197255  |9 978-90-481-9725-5 
024 7 |a 10.1007/978-90-481-9725-5  |2 doi 
050 4 |a TK7800-8360 
072 7 |a TJF  |2 bicssc 
072 7 |a TEC008000  |2 bisacsh 
072 7 |a TJF  |2 thema 
082 0 4 |a 621.381  |2 23 
100 1 |a Zjajo, Amir.  |e author.  |4 aut  |4 http://id.loc.gov/vocabulary/relators/aut 
245 1 0 |a Low-Power High-Resolution Analog to Digital Converters  |h [electronic resource] :  |b Design, Test and Calibration /  |c by Amir Zjajo, José Pineda de Gyvez. 
250 |a 1st ed. 2011. 
264 1 |a Dordrecht :  |b Springer Netherlands :  |b Imprint: Springer,  |c 2011. 
300 |a XX, 250 p. 100 illus. in color.  |b online resource. 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
347 |a text file  |b PDF  |2 rda 
490 1 |a Analog Circuits and Signal Processing,  |x 2197-1854 
505 0 |a Foreword -- Abbrevations.- Symbols -- 1. Introduction -- 2. Analog to Digital Conversion -- 3. Design of Multi-Step A/D Converters -- 4. Multi-Step A/D Converter Testing -- 5. Multi-Step A/D Converter Debugging -- 6. Conclusions and Recommendations -- Appendix -- References -- Index.-. 
520 |a With the fast advancement of CMOS fabrication technology, more and more signal-processing functions are implemented in the digital domain for a lower cost, lower power consumption, higher yield, and higher re-configurability. This has recently generated a great demand for low-power, low-voltage A/D converters that can be realized in a mainstream deep-submicron CMOS technology. However, the discrepancies between lithography wavelengths and circuit feature sizes are increasing. Lower power supply voltages significantly reduce noise margins and increase variations in process, device and design parameters. Consequently, it is steadily more difficult to control the fabrication process precisely enough to maintain uniformity. The inherent randomness of materials used in fabrication at nanoscopic scales means that performance will be increasingly variable, not only from die-to-die but also within each individual die. Parametric variability will be compounded by degradation in nanoscale integrated circuits resulting in instability of parameters over time, eventually leading to the development of faults. Process variation cannot be solved by improving manufacturing tolerances; variability must be reduced by new device technology or managed by design in order for scaling to continue. Similarly, within-die performance variation also imposes new challenges for test methods. In an attempt to address these issues, Low-Power High-Resolution Analog-to-Digital Converters specifically focus on: i) improving the power efficiency for the high-speed, and low spurious spectral A/D conversion performance by exploring the potential of low-voltage analog design and calibration techniques, respectively, and ii) development of circuit techniques and algorithms to enhance testing and debugging potential to detect errors dynamically, to isolate and confine faults, and to recover errors continuously. The feasibility of the described methods has been verified by measurements from the silicon prototypes fabricated in standard 180nm, 90nm and 65nm CMOS technology. 
650 0 |a Electronics. 
650 0 |a Electronic circuits. 
650 0 |a Computer-aided engineering. 
650 1 4 |a Electronics and Microelectronics, Instrumentation. 
650 2 4 |a Electronic Circuits and Systems. 
650 2 4 |a Computer-Aided Engineering (CAD, CAE) and Design. 
700 1 |a Pineda de Gyvez, José.  |e author.  |4 aut  |4 http://id.loc.gov/vocabulary/relators/aut 
710 2 |a SpringerLink (Online service) 
773 0 |t Springer Nature eBook 
776 0 8 |i Printed edition:  |z 9789048197248 
776 0 8 |i Printed edition:  |z 9789048197262 
776 0 8 |i Printed edition:  |z 9789402405309 
830 0 |a Analog Circuits and Signal Processing,  |x 2197-1854 
856 4 0 |u https://doi.uam.elogim.com/10.1007/978-90-481-9725-5  |z Texto Completo 
912 |a ZDB-2-ENG 
912 |a ZDB-2-SXE 
950 |a Engineering (SpringerNature-11647) 
950 |a Engineering (R0) (SpringerNature-43712)