Cargando…

VLSI Physical Design: From Graph Partitioning to Timing Closure

Design and optimization of integrated circuits are essential to the creation of new semiconductor chips, and physical optimizations are becoming more prominent as a result of semiconductor scaling. Modern chip design has become so complex that it is largely performed by specialized software, which i...

Descripción completa

Detalles Bibliográficos
Clasificación:Libro Electrónico
Autores principales: Kahng, Andrew B. (Autor), Lienig, Jens (Autor), Markov, Igor L. (Autor), Hu, Jin (Autor)
Autor Corporativo: SpringerLink (Online service)
Formato: Electrónico eBook
Idioma:Inglés
Publicado: Dordrecht : Springer Netherlands : Imprint: Springer, 2011.
Edición:1st ed. 2011.
Temas:
Acceso en línea:Texto Completo

MARC

LEADER 00000nam a22000005i 4500
001 978-90-481-9591-6
003 DE-He213
005 20220120231444.0
007 cr nn 008mamaa
008 110126s2011 ne | s |||| 0|eng d
020 |a 9789048195916  |9 978-90-481-9591-6 
024 7 |a 10.1007/978-90-481-9591-6  |2 doi 
050 4 |a TK7867-7867.5 
072 7 |a TJFC  |2 bicssc 
072 7 |a TEC008010  |2 bisacsh 
072 7 |a TJFC  |2 thema 
082 0 4 |a 621.3815  |2 23 
100 1 |a Kahng, Andrew B.  |e author.  |4 aut  |4 http://id.loc.gov/vocabulary/relators/aut 
245 1 0 |a VLSI Physical Design: From Graph Partitioning to Timing Closure  |h [electronic resource] /  |c by Andrew B. Kahng, Jens Lienig, Igor L. Markov, Jin Hu. 
250 |a 1st ed. 2011. 
264 1 |a Dordrecht :  |b Springer Netherlands :  |b Imprint: Springer,  |c 2011. 
300 |a XI, 310 p.  |b online resource. 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
347 |a text file  |b PDF  |2 rda 
520 |a Design and optimization of integrated circuits are essential to the creation of new semiconductor chips, and physical optimizations are becoming more prominent as a result of semiconductor scaling. Modern chip design has become so complex that it is largely performed by specialized software, which is frequently updated to address advances in semiconductor technologies and increased problem complexities. A user of such software needs a high-level understanding of the underlying mathematical models and algorithms. On the other hand, a developer of such software must have a keen understanding of computer science aspects, including algorithmic performance bottlenecks and how various algorithms operate and interact. "VLSI Physical Design: From Graph Partitioning to Timing Closure" introduces and compares algorithms that are used during the physical design phase of integrated-circuit design, wherein a geometric chip layout is produced starting from an abstract circuit design. The emphasis is on essential and fundamental techniques, ranging from hypergraph partitioning and circuit placement to timing closure. For Slides and Other Information: https://www.ifte.de/books/eda/index.html. 
650 0 |a Electronic circuits. 
650 0 |a Logic design. 
650 0 |a Electronics. 
650 0 |a Computer-aided engineering. 
650 1 4 |a Electronic Circuits and Systems. 
650 2 4 |a Logic Design. 
650 2 4 |a Electronics and Microelectronics, Instrumentation. 
650 2 4 |a Computer-Aided Engineering (CAD, CAE) and Design. 
700 1 |a Lienig, Jens.  |e author.  |4 aut  |4 http://id.loc.gov/vocabulary/relators/aut 
700 1 |a Markov, Igor L.  |e author.  |4 aut  |4 http://id.loc.gov/vocabulary/relators/aut 
700 1 |a Hu, Jin.  |e author.  |4 aut  |4 http://id.loc.gov/vocabulary/relators/aut 
710 2 |a SpringerLink (Online service) 
773 0 |t Springer Nature eBook 
776 0 8 |i Printed edition:  |z 9789048195909 
776 0 8 |i Printed edition:  |z 9789400790209 
776 0 8 |i Printed edition:  |z 9789048195923 
856 4 0 |u https://doi.uam.elogim.com/10.1007/978-90-481-9591-6  |z Texto Completo 
912 |a ZDB-2-ENG 
912 |a ZDB-2-SXE 
950 |a Engineering (SpringerNature-11647) 
950 |a Engineering (R0) (SpringerNature-43712)