Pipelined ADC Design and Enhancement Techniques

Pipelined ADCs have seen phenomenal improvements in performance over the last few years. As such, when designing a pipelined ADC a clear understanding of the design tradeoffs, and state of the art techniques is required to implement today's high performance low power ADCs. Written for both rese...

Descripción completa

Detalles Bibliográficos
Clasificación:Libro Electrónico
Autor principal: Ahmed, Imran (Autor)
Autor Corporativo: SpringerLink (Online service)
Formato: Electrónico eBook
Idioma:Inglés
Publicado: Dordrecht : Springer Netherlands : Imprint: Springer, 2010.
Edición:1st ed. 2010.
Colección:Analog Circuits and Signal Processing,
Temas:
Electronic circuits.
Microprocessors.
Computer architecture.
Electronic Circuits and Systems.
Processor Architectures.
Acceso en línea:Texto Completo

MARC

LEADER 00000nam a22000005i 4500
001 978-90-481-8652-5
003 DE-He213
005 20220113051624.0
007 cr nn 008mamaa
008 110414s2010 ne | s |||| 0|eng d
020 |a 9789048186525  |9 978-90-481-8652-5 
024 7 |a 10.1007/978-90-481-8652-5  |2 doi 
050 4 |a TK7867-7867.5 
072 7 |a TJFC  |2 bicssc 
072 7 |a TEC008010  |2 bisacsh 
072 7 |a TJFC  |2 thema 
082 0 4 |a 621.3815  |2 23 
100 1 |a Ahmed, Imran.  |e author.  |4 aut  |4 http://id.loc.gov/vocabulary/relators/aut 
245 1 0 |a Pipelined ADC Design and Enhancement Techniques  |h [electronic resource] /  |c by Imran Ahmed. 
250 |a 1st ed. 2010. 
264 1 |a Dordrecht :  |b Springer Netherlands :  |b Imprint: Springer,  |c 2010. 
300 |a XXV, 200 p.  |b online resource. 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
347 |a text file  |b PDF  |2 rda 
490 1 |a Analog Circuits and Signal Processing,  |x 2197-1854 
505 0 |a Pipelined ADC Design -- ADC Architectures -- Pipelined ADC Architecture Overview -- Scaling Power with Sampling Rate in an ADC -- State of the Art Pipelined ADC Design -- Pipelined ADC Enhancement Techniques -- Rapid Calibration of DAC and Gain Errors in a Multi-bit Pipeline Stage -- A Power Scalable and Low Power Pipelined ADC -- A Sub-sampling ADC with Embedded Sample-and-Hold -- A Capacitive Charge Pump Based Low Power Pipelined ADC -- Summary. 
520 |a Pipelined ADCs have seen phenomenal improvements in performance over the last few years. As such, when designing a pipelined ADC a clear understanding of the design tradeoffs, and state of the art techniques is required to implement today's high performance low power ADCs. Written for both researchers and professionals, Pipelined ADC Design and Enhancement Techniques provides: i.) A tutorial discussion, for those new to pipelined ADCs, of the basic design and tradeoffs involved in designing a pipelined ADC ii.) A detailed discussion of four novel silicon tested pipelined ADC topologies geared towards those looking to gain insight into state-of-the-art design in the area. The ADCs detailed include: - An 11-bit 45MS/s ADC which rapidly digitally calibrates in the background both DAC and gain errors - A 10-bit ADC with power scalable between 50MS/s (35mW) to 1kS/s (15µW) - A 10-bit ADC for use in sub-sampled systems with a technique to eliminate the front-end sample-and-hold - A 10-bit, 50MS/s ADC which uses a capacitive charge pump based approach to enable a very small power consumption of 9.9mW. 
650 0 |a Electronic circuits. 
650 0 |a Microprocessors. 
650 0 |a Computer architecture. 
650 1 4 |a Electronic Circuits and Systems. 
650 2 4 |a Processor Architectures. 
710 2 |a SpringerLink (Online service) 
773 0 |t Springer Nature eBook 
776 0 8 |i Printed edition:  |z 9789048186693 
776 0 8 |i Printed edition:  |z 9789048186518 
776 0 8 |i Printed edition:  |z 9789400731790 
830 0 |a Analog Circuits and Signal Processing,  |x 2197-1854 
856 4 0 |u https://doi.uam.elogim.com/10.1007/978-90-481-8652-5  |z Texto Completo 
912 |a ZDB-2-ENG 
912 |a ZDB-2-SXE 
950 |a Engineering (SpringerNature-11647) 
950 |a Engineering (R0) (SpringerNature-43712) 

Ejemplares similares