Dynamic Reconfigurable Architectures and Transparent Optimization Techniques Automatic Acceleration of Software Execution /
As Moore's law is losing steam, one already sees the phenomenon of clock frequency reduction caused by the excessive power dissipation in general purpose processors. At the same time, embedded systems are concentrating several heterogeneous applications in a single device, and hence new archite...
Clasificación: | Libro Electrónico |
---|---|
Autores principales: | Beck Fl., Antonio Carlos Schneider (Autor), Carro, Luigi (Autor) |
Autor Corporativo: | SpringerLink (Online service) |
Formato: | Electrónico eBook |
Idioma: | Inglés |
Publicado: |
Dordrecht :
Springer Netherlands : Imprint: Springer,
2010.
|
Edición: | 1st ed. 2010. |
Temas: | |
Acceso en línea: | Texto Completo |
Ejemplares similares
-
Reconfigurable Networks-on-Chip
por: Chen, Sao-Jie, et al.
Publicado: (2012) -
Functional Verification of Dynamically Reconfigurable FPGA-based Systems
por: Gong, Lingkan, et al.
Publicado: (2015) -
Partial Reconfiguration on FPGAs Architectures, Tools and Applications /
por: Koch, Dirk
Publicado: (2013) -
Dynamically Reconfigurable Systems Architectures, Design Methods and Applications /
Publicado: (2010) -
Modeling, Analysis and Optimization of Network-on-Chip Communication Architectures
por: Ogras, Umit Y., et al.
Publicado: (2013)