|
|
|
|
LEADER |
00000nam a22000005i 4500 |
001 |
978-90-481-3443-4 |
003 |
DE-He213 |
005 |
20220113161549.0 |
007 |
cr nn 008mamaa |
008 |
100301s2010 ne | s |||| 0|eng d |
020 |
|
|
|a 9789048134434
|9 978-90-481-3443-4
|
024 |
7 |
|
|a 10.1007/978-90-481-3443-4
|2 doi
|
050 |
|
4 |
|a TK7885-7895
|
050 |
|
4 |
|a TK5105.5-5105.9
|
072 |
|
7 |
|a UK
|2 bicssc
|
072 |
|
7 |
|a COM059000
|2 bisacsh
|
072 |
|
7 |
|a UK
|2 thema
|
082 |
0 |
4 |
|a 621.39
|2 23
|
082 |
0 |
4 |
|a 004.6
|2 23
|
100 |
1 |
|
|a Hong, Dongwoo.
|e author.
|4 aut
|4 http://id.loc.gov/vocabulary/relators/aut
|
245 |
1 |
0 |
|a Efficient Test Methodologies for High-Speed Serial Links
|h [electronic resource] /
|c by Dongwoo Hong, Kwang-Ting Cheng.
|
250 |
|
|
|a 1st ed. 2010.
|
264 |
|
1 |
|a Dordrecht :
|b Springer Netherlands :
|b Imprint: Springer,
|c 2010.
|
300 |
|
|
|a XII, 98 p.
|b online resource.
|
336 |
|
|
|a text
|b txt
|2 rdacontent
|
337 |
|
|
|a computer
|b c
|2 rdamedia
|
338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
347 |
|
|
|a text file
|b PDF
|2 rda
|
490 |
1 |
|
|a Lecture Notes in Electrical Engineering,
|x 1876-1119 ;
|v 51
|
505 |
0 |
|
|a An Efficient Jitter Measurement Technique -- BER Estimation for Linear Clock and Data Recovery Circuit -- BER Estimation for Non-linear Clock and Data Recovery Circuit -- Gaps in Timing Margining Test -- An Accurate Jitter Estimation Technique -- A Two-Tone Test Method for Continuous-Time Adaptive Equalizers -- Conclusions.
|
520 |
|
|
|a With the increasing demand for higher data bandwidth, communication systems' data rates have reached the multi-gigahertz range and even beyond. Advances in semiconductor technologies have accelerated the adoption of high-speed serial interfaces, such as PCI-Express, Serial-ATA, and XAUI, in order to mitigate the high pin-count and the data-channel skewing problems. However, with the increasing number of I/O pins and greater data rates, significant challenges arise for testing high-speed interfaces in terms of test cost and quality, especially in high volume manufacturing (HVM) environments. Efficient Test Methodologies for High-Speed Serial Links describes in detail several new and promising techniques for cost-effectively testing high-speed interfaces with a high test coverage. One primary focus of Efficient Test Methodologies for High-Speed Serial Links is on efficient testing methods for jitter and bit-error-rate (BER), which are widely used for quantifying the quality of a communication system. Various analysis as well as experimental results are presented to demonstrate the validity of the presented techniques.
|
650 |
|
0 |
|a Computer engineering.
|
650 |
|
0 |
|a Computer networks .
|
650 |
|
0 |
|a Electronic circuits.
|
650 |
|
0 |
|a Computer hardware description languages.
|
650 |
1 |
4 |
|a Computer Engineering and Networks.
|
650 |
2 |
4 |
|a Electronic Circuits and Systems.
|
650 |
2 |
4 |
|a Register-Transfer-Level Implementation.
|
700 |
1 |
|
|a Cheng, Kwang-Ting.
|e author.
|4 aut
|4 http://id.loc.gov/vocabulary/relators/aut
|
710 |
2 |
|
|a SpringerLink (Online service)
|
773 |
0 |
|
|t Springer Nature eBook
|
776 |
0 |
8 |
|i Printed edition:
|z 9789048134595
|
776 |
0 |
8 |
|i Printed edition:
|z 9789400730946
|
776 |
0 |
8 |
|i Printed edition:
|z 9789048134427
|
830 |
|
0 |
|a Lecture Notes in Electrical Engineering,
|x 1876-1119 ;
|v 51
|
856 |
4 |
0 |
|u https://doi.uam.elogim.com/10.1007/978-90-481-3443-4
|z Texto Completo
|
912 |
|
|
|a ZDB-2-ENG
|
912 |
|
|
|a ZDB-2-SXE
|
950 |
|
|
|a Engineering (SpringerNature-11647)
|
950 |
|
|
|a Engineering (R0) (SpringerNature-43712)
|