Network-on-Chip Architectures A Holistic Design Exploration /
The continuing reduction of feature sizes into the nanoscale regime has led to dramatic increases in transistor densities. Integration at these levels has highlighted the criticality of the on-chip interconnects. Network-on-Chip (NoC) architectures are viewed as a possible solution to burgeoning glo...
Clasificación: | Libro Electrónico |
---|---|
Autores principales: | Nicopoulos, Chrysostomos (Autor), Narayanan, Vijaykrishnan (Autor), Das, Chita R. (Autor) |
Autor Corporativo: | SpringerLink (Online service) |
Formato: | Electrónico eBook |
Idioma: | Inglés |
Publicado: |
Dordrecht :
Springer Netherlands : Imprint: Springer,
2010.
|
Edición: | 1st ed. 2010. |
Colección: | Lecture Notes in Electrical Engineering,
45 |
Temas: | |
Acceso en línea: | Texto Completo |
Ejemplares similares
-
Reconfigurable Networks-on-Chip
por: Chen, Sao-Jie, et al.
Publicado: (2012) -
Modeling, Analysis and Optimization of Network-on-Chip Communication Architectures
por: Ogras, Umit Y., et al.
Publicado: (2013) -
Chip Multiprocessor Architecture Techniques to Improve Throughput and Latency /
por: Olukotun, Kunle, et al.
Publicado: (2007) -
Multiprocessor Systems on Chip Design Space Exploration /
por: Kempf, Torsten, et al.
Publicado: (2011) -
Designing 2D and 3D Network-on-Chip Architectures
por: Tatas, Konstantinos, et al.
Publicado: (2014)