Cargando…
Variation-Aware Analog Structural Synthesis A Computational Intelligence Approach /
Variation-Aware Analog Structural Synthesis describes computational intelligence-based tools for robust design of analog circuits. It starts with global variation-aware sizing and knowledge extraction, and progressively extends to variation-aware topology design. The computational intelligence techn...
| Clasificación: | Libro Electrónico |
|---|---|
| Autores principales: | , , , , |
| Autor Corporativo: | |
| Formato: | Electrónico eBook |
| Idioma: | Inglés |
| Publicado: |
Dordrecht :
Springer Netherlands : Imprint: Springer,
2009.
|
| Edición: | 1st ed. 2009. |
| Colección: | Analog Circuits and Signal Processing,
|
| Temas: | |
| Acceso en línea: | Texto Completo |
MARC
| LEADER | 00000nam a22000005i 4500 | ||
|---|---|---|---|
| 001 | 978-90-481-2906-5 | ||
| 003 | DE-He213 | ||
| 005 | 20220118020509.0 | ||
| 007 | cr nn 008mamaa | ||
| 008 | 100301s2009 ne | s |||| 0|eng d | ||
| 020 | |a 9789048129065 |9 978-90-481-2906-5 | ||
| 024 | 7 | |a 10.1007/978-90-481-2906-5 |2 doi | |
| 050 | 4 | |a TK7867-7867.5 | |
| 072 | 7 | |a TJFC |2 bicssc | |
| 072 | 7 | |a TEC008010 |2 bisacsh | |
| 072 | 7 | |a TJFC |2 thema | |
| 082 | 0 | 4 | |a 621.3815 |2 23 |
| 100 | 1 | |a McConaghy, Trent. |e author. |4 aut |4 http://id.loc.gov/vocabulary/relators/aut | |
| 245 | 1 | 0 | |a Variation-Aware Analog Structural Synthesis |h [electronic resource] : |b A Computational Intelligence Approach / |c by Trent McConaghy, Pieter Palmers, Gao Peng, Michiel Steyaert, Georges Gielen. |
| 250 | |a 1st ed. 2009. | ||
| 264 | 1 | |a Dordrecht : |b Springer Netherlands : |b Imprint: Springer, |c 2009. | |
| 300 | |a XXI, 305 p. |b online resource. | ||
| 336 | |a text |b txt |2 rdacontent | ||
| 337 | |a computer |b c |2 rdamedia | ||
| 338 | |a online resource |b cr |2 rdacarrier | ||
| 347 | |a text file |b PDF |2 rda | ||
| 490 | 1 | |a Analog Circuits and Signal Processing, |x 2197-1854 | |
| 505 | 0 | |a Variation-Aware Sizing: Background -- Globally Reliable, Variation-Aware Sizing: Sangria -- Knowledge Extraction in Sizing: Caffeine -- Circuit Topology Synthesis: Background -- Trustworthy Topology Synthesis: MOJITO Search Space -- Trustworthy Topology Synthesis: MOJITO Algorithm -- Knowledge Extraction in Topology Synthesis -- Variation-Aware Topology Synthesis and Knowledge Extraction -- Novel Variation-Aware Topology Synthesis -- Conclusion. | |
| 520 | |a Variation-Aware Analog Structural Synthesis describes computational intelligence-based tools for robust design of analog circuits. It starts with global variation-aware sizing and knowledge extraction, and progressively extends to variation-aware topology design. The computational intelligence techniques developed in this book generalize beyond analog CAD, to domains such as robotics, financial engineering, automotive design, and more. The tools are for: Globally-reliable variation-aware automated sizing via SANGRIA, leveraging structural homotopy and response surface modeling. Template-free symbolic models via CAFFEINE canonical form functions, for greater insight into the relationship between design/process variables and circuit performance/robustness. Topology selection and topology synthesis via MOJITO. 30 well-known analog building blocks are hierarchically combined, leading to >100,000 different possible topologies which are all trustworthy by construction. MOJITO does multi-objective genetic programming-based search across these topologies with SPICE accuracy, to return a set of sized topologies on the optimal performance/yield tradeoff curve. Nonlinear sensitivity analysis, topology decision trees, and analytical tradeoffs. With a data-mining perspective on Pareto-optimal topologies, this book shows how to do global nonlinear sensitivity analysis on topology and sizing variables, automatically extract a specs-to-topology decision tree, and determine analytical expressions of performance tradeoffs. Novel topology design. The MOJITO-N and ISCLEs tools generate novel yet trustworthy topologies; including boosting digitally-sized circuits for analog functionality. | ||
| 650 | 0 | |a Electronic circuits. | |
| 650 | 0 | |a Computer science. | |
| 650 | 0 | |a Artificial intelligence. | |
| 650 | 1 | 4 | |a Electronic Circuits and Systems. |
| 650 | 2 | 4 | |a Theory of Computation. |
| 650 | 2 | 4 | |a Artificial Intelligence. |
| 700 | 1 | |a Palmers, Pieter. |e author. |4 aut |4 http://id.loc.gov/vocabulary/relators/aut | |
| 700 | 1 | |a Peng, Gao. |e author. |4 aut |4 http://id.loc.gov/vocabulary/relators/aut | |
| 700 | 1 | |a Steyaert, Michiel. |e author. |4 aut |4 http://id.loc.gov/vocabulary/relators/aut | |
| 700 | 1 | |a Gielen, Georges. |e author. |4 aut |4 http://id.loc.gov/vocabulary/relators/aut | |
| 710 | 2 | |a SpringerLink (Online service) | |
| 773 | 0 | |t Springer Nature eBook | |
| 776 | 0 | 8 | |i Printed edition: |z 9789048129072 |
| 776 | 0 | 8 | |i Printed edition: |z 9789400726086 |
| 776 | 0 | 8 | |i Printed edition: |z 9789048129058 |
| 830 | 0 | |a Analog Circuits and Signal Processing, |x 2197-1854 | |
| 856 | 4 | 0 | |u https://doi.uam.elogim.com/10.1007/978-90-481-2906-5 |z Texto Completo |
| 912 | |a ZDB-2-ENG | ||
| 912 | |a ZDB-2-SXE | ||
| 950 | |a Engineering (SpringerNature-11647) | ||
| 950 | |a Engineering (R0) (SpringerNature-43712) | ||