|
|
|
|
LEADER |
00000nam a22000005i 4500 |
001 |
978-3-540-77220-0 |
003 |
DE-He213 |
005 |
20230406051522.0 |
007 |
cr nn 008mamaa |
008 |
100301s2007 gw | s |||| 0|eng d |
020 |
|
|
|a 9783540772200
|9 978-3-540-77220-0
|
024 |
7 |
|
|a 10.1007/978-3-540-77220-0
|2 doi
|
050 |
|
4 |
|a TK7895.M5
|
050 |
|
4 |
|a QA76.9.A73
|
072 |
|
7 |
|a UYF
|2 bicssc
|
072 |
|
7 |
|a COM011000
|2 bisacsh
|
072 |
|
7 |
|a UYF
|2 thema
|
082 |
0 |
4 |
|a 004.22
|2 23
|
245 |
1 |
0 |
|a High Performance Computing - HiPC 2007
|h [electronic resource] :
|b 14th International Conference, Goa, India, December 18-21, 2007, Proceedings /
|c edited by Srinivas Aluru, Manish Parashar, Ramamurthy Badrinath, Viktor K. Prasanna.
|
250 |
|
|
|a 1st ed. 2007.
|
264 |
|
1 |
|a Berlin, Heidelberg :
|b Springer Berlin Heidelberg :
|b Imprint: Springer,
|c 2007.
|
300 |
|
|
|a XXIV, 663 p.
|b online resource.
|
336 |
|
|
|a text
|b txt
|2 rdacontent
|
337 |
|
|
|a computer
|b c
|2 rdamedia
|
338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
347 |
|
|
|a text file
|b PDF
|2 rda
|
490 |
1 |
|
|a Theoretical Computer Science and General Issues,
|x 2512-2029 ;
|v 4873
|
505 |
0 |
|
|a Keynote Addresses (Abstracts) -- The Future Is Parallel But It May Not Be Easy -- Petaflop/s, Seriously -- High Performance Data Mining - Application for Discovery of Patterns in the Global Climate System -- The Transformation Hierarchy in the Era of Multi-core -- Web Search: Bridging Information Retrieval and Microeconomic Modeling -- Plenary Session - Best Paper -- Distributed Ranked Search -- Session I - Applications on I/O and FPGAs -- ROW-FS: A User-Level Virtualized Redirect-on-Write Distributed File System for Wide Area Applications -- No More Energy-Performance Trade-Off: A New Data Placement Strategy for RAID-Structured Storage Systems -- Reducing the I/O Volume in an Out-of-Core Sparse Multifrontal Solver -- Experiments with a Parallel External Memory System -- An FPGA-Based Accelerator for Multiple Biological Sequence Alignment with DIALIGN -- A Speed-Area Optimization of Full Search Block Matching Hardware with Applications in High-Definition TVs (HDTV) -- Session II - Microarchitecture and Multiprocessor Architecture -- Evaluating ISA Support and Hardware Support for Recursive Data Layouts -- qTLB: Looking Inside the Look-Aside Buffer -- Analysis of x86 ISA Condition Codes Influence on Superscalar Execution -- Efficient Message Management in Tiled CMP Architectures Using a Heterogeneous Interconnection Network -- Direct Coherence: Bringing Together Performance and Scalability in Shared-Memory Multiprocessors -- Constraint-Aware Large-Scale CMP Cache Design -- Session III - Applications of Novel Architectures -- FFTC: Fastest Fourier Transform for the IBM Cell Broadband Engine -- Molecular Dynamics Simulations on Commodity GPUs with CUDA -- Accelerating Large Graph Algorithms on the GPU Using CUDA -- FT64: Scientific Computing with Streams -- Implementation and Evaluation of Jacobi Iteration on the Imagine Stream Processor -- Session IV - System Software -- Compiler-Directed Dynamic Voltage Scaling Using Program Phases -- Partial Flow Sensitivity -- A Scalable Asynchronous Replication-Based Strategy for Fault Tolerant MPI Applications -- Towards a Transparent Data Access Model for the GridRPC Paradigm -- A Proxy-Based Self-tuned Overload Control for Multi-tiered Server Systems -- Session V - Scheduling -- Approximation Algorithms for Scheduling with Reservations -- Enhanced Real-Time Divisible Load Scheduling with Different Processor Available Times -- A General Distributed Scalable Peer to Peer Scheduler for Mixed Tasks in Grids -- An Energy-Aware Gradient-Based Scheduling Heuristic for Heterogeneous Multiprocessor Embedded Systems -- On Temperature-Aware Scheduling for Single-Processor Systems -- Session VI - Energy-Aware Computing -- Reuse Distance Based Cache Leakage Control -- Self-optimization of Performance-per-Watt for Interleaved Memory Systems -- Distributed Algorithms for Lifetime of Wireless Sensor Networks Based on Dependencies Among Cover Sets -- DPS-MAC: An Asynchronous MAC Protocol for Wireless Sensor Networks -- Compiler-Assisted Instruction Decoder Energy Optimization for Clustered VLIW Architectures -- Session VII - P2P and Internet Applications -- P2P Document Tree Management in a Real-Time Collaborative Editing System -- Structuring Unstructured Peer-to-Peer Networks -- Multi-objective Peer-to-Peer Neighbor-Selection Strategy Using Genetic Algorithm -- Effect of Dynamicity on Peer to Peer Networks -- Hierarchical Multicast Routing Scheme for Mobile Ad Hoc Network -- Session VIII - Communication and Routing -- The Impact of Noise on the Scaling of Collectives: The Nearest Neighbor Model [Extended Abstract] -- Optimization of Collective Communication in Intra-cell MPI -- Routing-Contained Virtualization Based on Up*/Down* Forwarding -- A Routing Methodology for Dynamic Fault Tolerance in Meshes and Tori -- Fault-Tolerant Topology Adaptation by Localized Distributed Protocol Switching -- Session IX - Cluster and Grid Applications -- Accomplishing Approximate FCFS Fairness Without Queues -- A Novel Force Matrix Transformation with Optimal Load-Balance for 3-Body Potential Based Parallel Molecular Dynamics Using Atom-Decomposition in a Heterogeneous Cluster Environment -- Grid'BnB: A Parallel Branch and Bound Framework for Grids -- The CMS Remote Analysis Builder (CRAB) -- Applying Internet Random Early Detection Strategies to Scheduling in Grid Environments -- Session X - Mobile Computing -- A Consistent Checkpointing-Recovery Protocol for Minimal Number of Nodes in Mobile Computing System -- MASD: Mobile Agent Based Service Discovery in Ad Hoc Networks -- Channel Adaptive Real-Time MAC Protocols for a Two-Level Heterogeneous Wireless Network -- Modeling Hierarchical Mobile Agent Security Protocol Using CP Nets -- Single Lock Manager Approach for Achieving Concurrency Control in Mobile Environments.
|
650 |
|
0 |
|a Microprocessors.
|
650 |
|
0 |
|a Computer architecture.
|
650 |
|
0 |
|a Software engineering.
|
650 |
|
0 |
|a Computer engineering.
|
650 |
|
0 |
|a Computer networks .
|
650 |
|
0 |
|a Algorithms.
|
650 |
|
0 |
|a Computer science.
|
650 |
|
0 |
|a Computer science-Mathematics.
|
650 |
1 |
4 |
|a Processor Architectures.
|
650 |
2 |
4 |
|a Software Engineering.
|
650 |
2 |
4 |
|a Computer Engineering and Networks.
|
650 |
2 |
4 |
|a Algorithms.
|
650 |
2 |
4 |
|a Theory of Computation.
|
650 |
2 |
4 |
|a Mathematics of Computing.
|
700 |
1 |
|
|a Aluru, Srinivas.
|e editor.
|4 edt
|4 http://id.loc.gov/vocabulary/relators/edt
|
700 |
1 |
|
|a Parashar, Manish.
|e editor.
|4 edt
|4 http://id.loc.gov/vocabulary/relators/edt
|
700 |
1 |
|
|a Badrinath, Ramamurthy.
|e editor.
|4 edt
|4 http://id.loc.gov/vocabulary/relators/edt
|
700 |
1 |
|
|a Prasanna, Viktor K.
|e editor.
|4 edt
|4 http://id.loc.gov/vocabulary/relators/edt
|
710 |
2 |
|
|a SpringerLink (Online service)
|
773 |
0 |
|
|t Springer Nature eBook
|
776 |
0 |
8 |
|i Printed edition:
|z 9783540846567
|
776 |
0 |
8 |
|i Printed edition:
|z 9783540772194
|
830 |
|
0 |
|a Theoretical Computer Science and General Issues,
|x 2512-2029 ;
|v 4873
|
856 |
4 |
0 |
|u https://doi.uam.elogim.com/10.1007/978-3-540-77220-0
|z Texto Completo
|
912 |
|
|
|a ZDB-2-SCS
|
912 |
|
|
|a ZDB-2-SXCS
|
912 |
|
|
|a ZDB-2-LNC
|
950 |
|
|
|a Computer Science (SpringerNature-11645)
|
950 |
|
|
|a Computer Science (R0) (SpringerNature-43710)
|