Cargando…

High Performance Embedded Architectures and Compilers Second International Conference, HiPEAC 2007, Ghent, Belgium, January 28-30, 2007. Proceedings /

Detalles Bibliográficos
Clasificación:Libro Electrónico
Autor Corporativo: SpringerLink (Online service)
Otros Autores: De Bosschere, Koen (Editor ), Kaeli, David (Editor ), Stenström, Per (Editor ), Whalley, David (Editor ), Ungerer, Theo (Editor )
Formato: Electrónico eBook
Idioma:Inglés
Publicado: Berlin, Heidelberg : Springer Berlin Heidelberg : Imprint: Springer, 2007.
Edición:1st ed. 2007.
Colección:Theoretical Computer Science and General Issues, 4367
Temas:
Acceso en línea:Texto Completo

MARC

LEADER 00000nam a22000005i 4500
001 978-3-540-69338-3
003 DE-He213
005 20230406040521.0
007 cr nn 008mamaa
008 100301s2007 gw | s |||| 0|eng d
020 |a 9783540693383  |9 978-3-540-69338-3 
024 7 |a 10.1007/978-3-540-69338-3  |2 doi 
050 4 |a QA75.5-76.95 
072 7 |a UYA  |2 bicssc 
072 7 |a COM014000  |2 bisacsh 
072 7 |a UYA  |2 thema 
082 0 4 |a 004.0151  |2 23 
245 1 0 |a High Performance Embedded Architectures and Compilers  |h [electronic resource] :  |b Second International Conference, HiPEAC 2007, Ghent, Belgium, January 28-30, 2007. Proceedings /  |c edited by Koen De Bosschere, David Kaeli, Per Stenström, David Whalley, Theo Ungerer. 
250 |a 1st ed. 2007. 
264 1 |a Berlin, Heidelberg :  |b Springer Berlin Heidelberg :  |b Imprint: Springer,  |c 2007. 
300 |a XI, 307 p.  |b online resource. 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
347 |a text file  |b PDF  |2 rda 
490 1 |a Theoretical Computer Science and General Issues,  |x 2512-2029 ;  |v 4367 
505 0 |a Invited Program -- Keynote: Insight, Not (Random) Numbers: An Embedded Perspective -- I Secure and Low-Power Embedded Memory Systems -- Compiler-Assisted Memory Encryption for Embedded Processors -- Leveraging High Performance Data Cache Techniques to Save Power in Embedded Systems -- Applying Decay to Reduce Dynamic Power in Set-Associative Caches -- II Architecture/Compiler Optimizations for Efficient Embedded Processing -- Virtual Registers: Reducing Register Pressure Without Enlarging the Register File -- Bounds Checking with Taint-Based Analysis -- Reducing Exit Stub Memory Consumption in Code Caches -- III Adaptive Microarchitectures -- Reducing Branch Misprediction Penalties Via Adaptive Pipeline Scaling -- Fetch Gating Control Through Speculative Instruction Window Weighting -- Dynamic Capacity-Speed Tradeoffs in SMT Processor Caches -- Branch History Matching: Branch Predictor Warmup for Sampled Simulation -- Sunflower : Full-System, Embedded Microarchitecture Evaluation -- Efficient Program Power Behavior Characterization -- Generation of Efficient Embedded Applications -- Performance/Energy Optimization of DSP Transforms on the XScale Processor -- Arx: A Toolset for the Efficient Simulation and Direct Synthesis of High-Performance Signal Processing Algorithms -- A Throughput-Driven Task Creation and Mapping for Network Processors -- Optimizations and Architectural Tradeoffs for Embedded Systems -- MiDataSets: Creating the Conditions for a More Realistic Evaluation of Iterative Optimization -- Evaluation of Offset Assignment Heuristics -- Customizing the Datapath and ISA of Soft VLIW Processors -- Instruction Set Extension Generation with Considering Physical Constraints. 
650 0 |a Computer science. 
650 0 |a Computer arithmetic and logic units. 
650 0 |a Microprocessors. 
650 0 |a Computer architecture. 
650 0 |a Computer input-output equipment. 
650 0 |a Logic design. 
650 0 |a Computer networks . 
650 1 4 |a Theory of Computation. 
650 2 4 |a Arithmetic and Logic Structures. 
650 2 4 |a Processor Architectures. 
650 2 4 |a Input/Output and Data Communications. 
650 2 4 |a Logic Design. 
650 2 4 |a Computer Communication Networks. 
700 1 |a De Bosschere, Koen.  |e editor.  |4 edt  |4 http://id.loc.gov/vocabulary/relators/edt 
700 1 |a Kaeli, David.  |e editor.  |4 edt  |4 http://id.loc.gov/vocabulary/relators/edt 
700 1 |a Stenström, Per.  |e editor.  |0 (orcid)0000-0002-7441-8245  |1 https://orcid.org/0000-0002-7441-8245  |4 edt  |4 http://id.loc.gov/vocabulary/relators/edt 
700 1 |a Whalley, David.  |e editor.  |4 edt  |4 http://id.loc.gov/vocabulary/relators/edt 
700 1 |a Ungerer, Theo.  |e editor.  |4 edt  |4 http://id.loc.gov/vocabulary/relators/edt 
710 2 |a SpringerLink (Online service) 
773 0 |t Springer Nature eBook 
776 0 8 |i Printed edition:  |z 9783540834571 
776 0 8 |i Printed edition:  |z 9783540693376 
830 0 |a Theoretical Computer Science and General Issues,  |x 2512-2029 ;  |v 4367 
856 4 0 |u https://doi.uam.elogim.com/10.1007/978-3-540-69338-3  |z Texto Completo 
912 |a ZDB-2-SCS 
912 |a ZDB-2-SXCS 
912 |a ZDB-2-LNC 
950 |a Computer Science (SpringerNature-11645) 
950 |a Computer Science (R0) (SpringerNature-43710)