A Pipelined Multi-core MIPS Machine Hardware Implementation and Correctness Proof /
This monograph is based on the third author's lectures on computer architecture, given in the summer semester 2013 at Saarland University, Germany. It contains a gate level construction of a multi-core machine with pipelined MIPS processor cores and a sequentially consistent shared memory. The...
Clasificación: | Libro Electrónico |
---|---|
Autores principales: | Kovalev, Mikhail (Autor), Müller, Silvia M. (Autor), Paul, Wolfgang J. (Autor) |
Autor Corporativo: | SpringerLink (Online service) |
Formato: | Electrónico eBook |
Idioma: | Inglés |
Publicado: |
Cham :
Springer International Publishing : Imprint: Springer,
2014.
|
Edición: | 1st ed. 2014. |
Colección: | Theoretical Computer Science and General Issues,
9000 |
Temas: | |
Acceso en línea: | Texto Completo |
Ejemplares similares
-
Worst-Case Execution Time Aware Compilation Techniques for Real-Time Systems
por: Lokuciejewski, Paul, et al.
Publicado: (2011) -
Instruction Level Parallelism
por: Aiken, Alex, et al.
Publicado: (2016) -
OpenMP: Memory, Devices, and Tasks 12th International Workshop on OpenMP, IWOMP 2016, Nara, Japan, October 5-7, 2016, Proceedings /
Publicado: (2016) -
OpenMP: Heterogenous Execution and Data Movements 11th International Workshop on OpenMP, IWOMP 2015, Aachen, Germany, October 1-2, 2015, Proceedings /
Publicado: (2015) -
Optimized ASIP Synthesis from Architecture Description Language Models
por: Schliebusch, Oliver, et al.
Publicado: (2007)