Low-Noise Low-Power Design for Phase-Locked Loops Multi-Phase High-Performance Oscillators /

This book introduces low-noise and low-power design techniques for phase-locked loops and their building blocks. It summarizes the noise reduction techniques for fractional-N PLL design and introduces a novel capacitive-quadrature coupling technique for multi-phase signal generation.  The capacitive...

Descripción completa

Detalles Bibliográficos
Clasificación:Libro Electrónico
Autores principales: Zhao, Feng (Autor), Dai, Fa Foster (Autor)
Autor Corporativo: SpringerLink (Online service)
Formato: Electrónico eBook
Idioma:Inglés
Publicado: Cham : Springer International Publishing : Imprint: Springer, 2015.
Edición:1st ed. 2015.
Temas:
Electronic circuits.
Electronics.
Signal processing.
Electronic Circuits and Systems.
Electronics and Microelectronics, Instrumentation.
Signal, Speech and Image Processing .
Acceso en línea:Texto Completo
Tabla de Contenidos:
  • Introduction
  • Analysis of Quantization Noise Reduction Techniques for Fractional-N PLL
  • A Wide-Band 0.13µm SiGe BiCMOS PLL for X-Band Radar
  • Design and Analysis of QVCO with Different Coupling Techniques
  • Design and Analysis of a 0.6V QVCO with Capacitive-Coupling Technique
  • Conclusions.

Ejemplares similares