Advanced Hardware Design for Error Correcting Codes

This book provides thorough coverage of error correcting techniques. It includes essential basic concepts and the latest advances on key topics in design, implementation, and optimization of hardware/software systems for error correction. The book's chapters are written by internationally recog...

Descripción completa

Detalles Bibliográficos
Clasificación:Libro Electrónico
Autor Corporativo: SpringerLink (Online service)
Otros Autores: Chavet, Cyrille (Editor ), Coussy, Philippe (Editor )
Formato: Electrónico eBook
Idioma:Inglés
Publicado: Cham : Springer International Publishing : Imprint: Springer, 2015.
Edición:1st ed. 2015.
Temas:
Electronic circuits.
Telecommunication.
Computer networks .
Electronic Circuits and Systems.
Communications Engineering, Networks.
Computer Communication Networks.
Acceso en línea:Texto Completo
Tabla de Contenidos:
  • User Needs
  • Challenges and Limitations for Very High Throughput Decoder Architectures for Soft-Decoding
  • Implementation of Polar Decoders
  • Parallel architectures for Turbo Product Codes Decoding
  • VLSI implementations of sphere detectors
  • Stochastic Decoders for LDPC Codes
  • MP-SoC/NoC architectures for error correction
  • ASIP design for multi-standard channel decoders
  • Hardware design of parallel interleaver architecture: a survey.                                                                                                                                       .

Ejemplares similares