|
|
|
|
LEADER |
00000nam a22000005i 4500 |
001 |
978-3-319-01418-0 |
003 |
DE-He213 |
005 |
20220113161529.0 |
007 |
cr nn 008mamaa |
008 |
130918s2014 sz | s |||| 0|eng d |
020 |
|
|
|a 9783319014180
|9 978-3-319-01418-0
|
024 |
7 |
|
|a 10.1007/978-3-319-01418-0
|2 doi
|
050 |
|
4 |
|a TK7867-7867.5
|
072 |
|
7 |
|a TJFC
|2 bicssc
|
072 |
|
7 |
|a TEC008010
|2 bisacsh
|
072 |
|
7 |
|a TJFC
|2 thema
|
082 |
0 |
4 |
|a 621.3815
|2 23
|
245 |
1 |
0 |
|a Models, Methods, and Tools for Complex Chip Design
|h [electronic resource] :
|b Selected Contributions from FDL 2012 /
|c edited by Jan Haase.
|
250 |
|
|
|a 1st ed. 2014.
|
264 |
|
1 |
|a Cham :
|b Springer International Publishing :
|b Imprint: Springer,
|c 2014.
|
300 |
|
|
|a XV, 221 p. 94 illus., 57 illus. in color.
|b online resource.
|
336 |
|
|
|a text
|b txt
|2 rdacontent
|
337 |
|
|
|a computer
|b c
|2 rdamedia
|
338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
347 |
|
|
|a text file
|b PDF
|2 rda
|
490 |
1 |
|
|a Lecture Notes in Electrical Engineering,
|x 1876-1119 ;
|v 265
|
505 |
0 |
|
|a Formal Plausibility Checks for Environment -- Efficient Refinement Strategy Exploiting Component Properties in A CEGAR Process -- Formal Specification Level -- Power Estimation Methodology for SystemC -- SystemC Analysis for Nondeterminism Anomalies -- A Design and Verification Methodology for Mixed-Signal Systems Using SystemC-AMS -- Configurable Load Emulation Using FPGA and Power Amplifiers for Automotive Power ICs -- Model Based Design of Distributed Embedded Cyber Physical Systems -- Model-driven Methodology for the Development of Multi-level Executable Environments -- The Concept and Study of Grid Responsiveness -- Polynomial Metamodel-Based Fast Optimization of Nanoscale PLL Components -- Methodology and Example-Driven Interconnect Synthesis for Designing Heterogenous Coarse-Grain Reconfigurable Architectures.
|
520 |
|
|
|a This book brings together a selection of the best papers from the fifteenth edition of the Forum on specification and Design Languages Conference (FDL), which was held in September 2012 at Vienna University of Technology, Vienna, Austria. FDL is a well-established international forum devoted to dissemination of research results, practical experiences and new ideas in the application of specification, design and verification languages to the design, modeling and verification of integrated circuits, complex hardware/software embedded systems, and mixed-technology systems. · Covers Assertion Based Design, Verification & Debug; · Includes language-based modeling and design techniques for embedded systems; · Covers design, modeling and verification of mixed physical domain and mixed signal systems that include significant analog parts in electrical and non-electrical domains; · Includes formal and semi-formal system level design methods for complex embedded systems based on the Unified Modelling Language (UML) and Model Driven Engineering (MDE).
|
650 |
|
0 |
|a Electronic circuits.
|
650 |
|
0 |
|a Microprocessors.
|
650 |
|
0 |
|a Computer architecture.
|
650 |
|
0 |
|a Electronics.
|
650 |
1 |
4 |
|a Electronic Circuits and Systems.
|
650 |
2 |
4 |
|a Processor Architectures.
|
650 |
2 |
4 |
|a Electronics and Microelectronics, Instrumentation.
|
700 |
1 |
|
|a Haase, Jan.
|e editor.
|4 edt
|4 http://id.loc.gov/vocabulary/relators/edt
|
710 |
2 |
|
|a SpringerLink (Online service)
|
773 |
0 |
|
|t Springer Nature eBook
|
776 |
0 |
8 |
|i Printed edition:
|z 9783319014173
|
776 |
0 |
8 |
|i Printed edition:
|z 9783319014197
|
776 |
0 |
8 |
|i Printed edition:
|z 9783319348230
|
830 |
|
0 |
|a Lecture Notes in Electrical Engineering,
|x 1876-1119 ;
|v 265
|
856 |
4 |
0 |
|u https://doi.uam.elogim.com/10.1007/978-3-319-01418-0
|z Texto Completo
|
912 |
|
|
|a ZDB-2-ENG
|
912 |
|
|
|a ZDB-2-SXE
|
950 |
|
|
|a Engineering (SpringerNature-11647)
|
950 |
|
|
|a Engineering (R0) (SpringerNature-43712)
|