Cargando…
Transactional Memory
The advent of multicore processors has renewed interest in the idea of incorporating transactions into the programming model used to write parallel programs. This approach, known as transactional memory, offers an alternative, and hopefully better, way to coordinate concurrent threads. The ACI (atom...
| Clasificación: | Libro Electrónico |
|---|---|
| Autores principales: | , |
| Autor Corporativo: | |
| Formato: | Electrónico eBook |
| Idioma: | Inglés |
| Publicado: |
Cham :
Springer International Publishing : Imprint: Springer,
2007.
|
| Edición: | 1st ed. 2007. |
| Colección: | Synthesis Lectures on Computer Architecture,
|
| Temas: | |
| Acceso en línea: | Texto Completo |
MARC
| LEADER | 00000nam a22000005i 4500 | ||
|---|---|---|---|
| 001 | 978-3-031-01719-3 | ||
| 003 | DE-He213 | ||
| 005 | 20221111032510.0 | ||
| 007 | cr nn 008mamaa | ||
| 008 | 221111s2007 sz | s |||| 0|eng d | ||
| 020 | |a 9783031017193 |9 978-3-031-01719-3 | ||
| 024 | 7 | |a 10.1007/978-3-031-01719-3 |2 doi | |
| 050 | 4 | |a TK7867-7867.5 | |
| 072 | 7 | |a TJFC |2 bicssc | |
| 072 | 7 | |a TEC008010 |2 bisacsh | |
| 072 | 7 | |a TJFC |2 thema | |
| 082 | 0 | 4 | |a 621.3815 |2 23 |
| 100 | 1 | |a Larus, James R. |e author. |4 aut |4 http://id.loc.gov/vocabulary/relators/aut | |
| 245 | 1 | 0 | |a Transactional Memory |h [electronic resource] / |c by James R. Larus, Ravi Rajwar. |
| 250 | |a 1st ed. 2007. | ||
| 264 | 1 | |a Cham : |b Springer International Publishing : |b Imprint: Springer, |c 2007. | |
| 300 | |a IV, 226 p. |b online resource. | ||
| 336 | |a text |b txt |2 rdacontent | ||
| 337 | |a computer |b c |2 rdamedia | ||
| 338 | |a online resource |b cr |2 rdacarrier | ||
| 347 | |a text file |b PDF |2 rda | ||
| 490 | 1 | |a Synthesis Lectures on Computer Architecture, |x 1935-3243 | |
| 505 | 0 | |a Introduction -- Programming Transactional Memory -- Software Transactional Memory -- Hardware-Supported Transactional Memory -- Conclusions. | |
| 520 | |a The advent of multicore processors has renewed interest in the idea of incorporating transactions into the programming model used to write parallel programs. This approach, known as transactional memory, offers an alternative, and hopefully better, way to coordinate concurrent threads. The ACI (atomicity, consistency, isolation) properties of transactions provide a foundation to ensure that concurrent reads and writes of shared data do not produce inconsistent or incorrect results. At a higher level, a computation wrapped in a transaction executes atomically - either it completes successfully and commits its result in its entirety or it aborts. In addition, isolation ensures the transaction produces the same result as if no other transactions were executing concurrently. Although transactions are not a parallel programming panacea, they shift much of the burden of synchronizing and coordinating parallel computations from a programmer to a compiler, runtime system, and hardware. The challenge for the system implementers is to build an efficient transactional memory infrastructure. This book presents an overview of the state of the art in the design and implementation of transactional memory systems, as of early summer 2006. | ||
| 650 | 0 | |a Electronic circuits. | |
| 650 | 0 | |a Microprocessors. | |
| 650 | 0 | |a Computer architecture. | |
| 650 | 1 | 4 | |a Electronic Circuits and Systems. |
| 650 | 2 | 4 | |a Processor Architectures. |
| 700 | 1 | |a Rajwar, Ravi. |e author. |4 aut |4 http://id.loc.gov/vocabulary/relators/aut | |
| 710 | 2 | |a SpringerLink (Online service) | |
| 773 | 0 | |t Springer Nature eBook | |
| 776 | 0 | 8 | |i Printed edition: |z 9783031005916 |
| 776 | 0 | 8 | |i Printed edition: |z 9783031028472 |
| 830 | 0 | |a Synthesis Lectures on Computer Architecture, |x 1935-3243 | |
| 856 | 4 | 0 | |u https://doi.uam.elogim.com/10.1007/978-3-031-01719-3 |z Texto Completo |
| 912 | |a ZDB-2-SXSC | ||
| 950 | |a Synthesis Collection of Technology (R0) (SpringerNature-85007) | ||