Cargando…
Instruction Level Parallelism
Since its introduction decades ago, Instruction Level Parallelism (ILP) has gradually become ubiquitous and is now featured in virtually every processor built today, from general purpose CPUs to application-specific and embedded processors. Because these architectures could not exist or (in the case...
| Clasificación: | Libro Electrónico |
|---|---|
| Autores principales: | , , , |
| Autor Corporativo: | |
| Formato: | Electrónico eBook |
| Idioma: | Inglés |
| Publicado: |
New York, NY :
Springer US : Imprint: Springer,
2016.
|
| Edición: | 1st ed. 2016. |
| Temas: | |
| Acceso en línea: | Texto Completo |
MARC
| LEADER | 00000nam a22000005i 4500 | ||
|---|---|---|---|
| 001 | 978-1-4899-7797-7 | ||
| 003 | DE-He213 | ||
| 005 | 20220117094458.0 | ||
| 007 | cr nn 008mamaa | ||
| 008 | 161130s2016 xxu| s |||| 0|eng d | ||
| 020 | |a 9781489977977 |9 978-1-4899-7797-7 | ||
| 024 | 7 | |a 10.1007/978-1-4899-7797-7 |2 doi | |
| 050 | 4 | |a TK7895.M5 | |
| 050 | 4 | |a QA76.9.A73 | |
| 072 | 7 | |a UYF |2 bicssc | |
| 072 | 7 | |a COM011000 |2 bisacsh | |
| 072 | 7 | |a UYF |2 thema | |
| 082 | 0 | 4 | |a 004.22 |2 23 |
| 100 | 1 | |a Aiken, Alex. |e author. |4 aut |4 http://id.loc.gov/vocabulary/relators/aut | |
| 245 | 1 | 0 | |a Instruction Level Parallelism |h [electronic resource] / |c by Alex Aiken, Utpal Banerjee, Arun Kejariwal, Alexandru Nicolau. |
| 250 | |a 1st ed. 2016. | ||
| 264 | 1 | |a New York, NY : |b Springer US : |b Imprint: Springer, |c 2016. | |
| 300 | |a XXI, 255 p. 78 illus., 30 illus. in color. |b online resource. | ||
| 336 | |a text |b txt |2 rdacontent | ||
| 337 | |a computer |b c |2 rdamedia | ||
| 338 | |a online resource |b cr |2 rdacarrier | ||
| 347 | |a text file |b PDF |2 rda | ||
| 505 | 0 | |a Introduction -- Overview of ILP Architectures -- Scheduling Basic Blocks -- Trace Scheduling -- Percolation Scheduling -- Modulo Scheduling -- Software Pipelining by Kernal Recognition -- Epilogue. | |
| 520 | |a Since its introduction decades ago, Instruction Level Parallelism (ILP) has gradually become ubiquitous and is now featured in virtually every processor built today, from general purpose CPUs to application-specific and embedded processors. Because these architectures could not exist or (in the case of superscalar machines) cannot achieve their full potential without specific sophisticated compilation techniques to exploit ILP, the development of architectures that support ILP has proceeded hand-in-hand with the development of sophisticated compiler technology, such as Trace Scheduling and Software Pipelining. While essential for achieving the full potential of ILP, in both performance as well as power consumption management, these techniques are still not widely known, in part because of their intricacy and in part because the only widely available references for ILP techniques are the primary resources, with the brevity of introduction common to conference proceedings. This book precisely formulates, and simplifies the presentation of Instruction Level Parallelism (ILP) compilation techniques. It uniquely offers consistent and uniform descriptions of the code transformations involved. Due to the ubiquitous nature of ILP in virtually every processor built today, from general purpose CPUs to application-specific and embedded processors, this book is useful to the student, the practitioner and also the researcher of advanced compilation techniques. With an emphasis on fine-grain instruction level parallelism, this book will also prove interesting to researchers and students of parallelism at large, in as much as the techniques described yield insights that go beyond superscalar and VLIW (Very Long Instruction Word) machines compilation and are more widely applicable to optimizing compilers in general. ILP techniques have found wide and crucial application in Design Automation, where they have been used extensively in the optimization of performance as well as area and power minimization of computer designs. | ||
| 650 | 0 | |a Microprocessors. | |
| 650 | 0 | |a Computer architecture. | |
| 650 | 0 | |a Telecommunication. | |
| 650 | 0 | |a Compilers (Computer programs). | |
| 650 | 0 | |a Computers. | |
| 650 | 1 | 4 | |a Processor Architectures. |
| 650 | 2 | 4 | |a Communications Engineering, Networks. |
| 650 | 2 | 4 | |a Compilers and Interpreters. |
| 650 | 2 | 4 | |a Hardware Performance and Reliability. |
| 700 | 1 | |a Banerjee, Utpal. |e author. |4 aut |4 http://id.loc.gov/vocabulary/relators/aut | |
| 700 | 1 | |a Kejariwal, Arun. |e author. |4 aut |4 http://id.loc.gov/vocabulary/relators/aut | |
| 700 | 1 | |a Nicolau, Alexandru. |e author. |4 aut |4 http://id.loc.gov/vocabulary/relators/aut | |
| 710 | 2 | |a SpringerLink (Online service) | |
| 773 | 0 | |t Springer Nature eBook | |
| 776 | 0 | 8 | |i Printed edition: |z 9781489977953 |
| 776 | 0 | 8 | |i Printed edition: |z 9781489977960 |
| 776 | 0 | 8 | |i Printed edition: |z 9781493979592 |
| 856 | 4 | 0 | |u https://doi.uam.elogim.com/10.1007/978-1-4899-7797-7 |z Texto Completo |
| 912 | |a ZDB-2-SCS | ||
| 912 | |a ZDB-2-SXCS | ||
| 950 | |a Computer Science (SpringerNature-11645) | ||
| 950 | |a Computer Science (R0) (SpringerNature-43710) | ||