Source-Synchronous Networks-On-Chip Circuit and Architectural Interconnect Modeling /
This book describes novel methods for network-on-chip (NoC) design, using source-synchronous high-speed resonant clocks. The authors discuss NoCs from the bottom up, providing circuit level details, before providing architectural simulations. As a result, readers will get a complete picture of how...
Clasificación: | Libro Electrónico |
---|---|
Autores principales: | Mandal, Ayan (Autor), Khatri, Sunil P. (Autor), Mahapatra, Rabi (Autor) |
Autor Corporativo: | SpringerLink (Online service) |
Formato: | Electrónico eBook |
Idioma: | Inglés |
Publicado: |
New York, NY :
Springer New York : Imprint: Springer,
2014.
|
Edición: | 1st ed. 2014. |
Temas: | |
Acceso en línea: | Texto Completo |
Ejemplares similares
-
Routing Algorithms in Networks-on-Chip
Publicado: (2014) -
Microarchitecture of Network-on-Chip Routers A Designer's Perspective /
por: Dimitrakopoulos, Giorgos, et al.
Publicado: (2015) -
Designing 2D and 3D Network-on-Chip Architectures
por: Tatas, Konstantinos, et al.
Publicado: (2014) -
Power Distribution Networks with On-Chip Decoupling Capacitors
por: Jakushokas, Renatas, et al.
Publicado: (2011) -
Analysis and Design of Networks-on-Chip Under High Process Variation
por: Ezz-Eldin, Rabab, et al.
Publicado: (2015)