Source-Synchronous Networks-On-Chip Circuit and Architectural Interconnect Modeling /

This book describes novel methods for network-on-chip (NoC) design, using source-synchronous high-speed resonant clocks.  The authors discuss NoCs from the bottom up, providing circuit level details, before providing architectural simulations. As a result, readers will get a complete picture of how...

Descripción completa

Detalles Bibliográficos
Clasificación:Libro Electrónico
Autores principales: Mandal, Ayan (Autor), Khatri, Sunil P. (Autor), Mahapatra, Rabi (Autor)
Autor Corporativo: SpringerLink (Online service)
Formato: Electrónico eBook
Idioma:Inglés
Publicado: New York, NY : Springer New York : Imprint: Springer, 2014.
Edición:1st ed. 2014.
Temas:
Electronic circuits.
Microprocessors.
Computer architecture.
Electronics.
Electronic Circuits and Systems.
Processor Architectures.
Electronics and Microelectronics, Instrumentation.
Acceso en línea:Texto Completo

MARC

LEADER 00000nam a22000005i 4500
001 978-1-4614-9405-8
003 DE-He213
005 20220121005419.0
007 cr nn 008mamaa
008 131113s2014 xxu| s |||| 0|eng d
020 |a 9781461494058  |9 978-1-4614-9405-8 
024 7 |a 10.1007/978-1-4614-9405-8  |2 doi 
050 4 |a TK7867-7867.5 
072 7 |a TJFC  |2 bicssc 
072 7 |a TEC008010  |2 bisacsh 
072 7 |a TJFC  |2 thema 
082 0 4 |a 621.3815  |2 23 
100 1 |a Mandal, Ayan.  |e author.  |4 aut  |4 http://id.loc.gov/vocabulary/relators/aut 
245 1 0 |a Source-Synchronous Networks-On-Chip  |h [electronic resource] :  |b Circuit and Architectural Interconnect Modeling /  |c by Ayan Mandal, Sunil P. Khatri, Rabi Mahapatra. 
250 |a 1st ed. 2014. 
264 1 |a New York, NY :  |b Springer New York :  |b Imprint: Springer,  |c 2014. 
300 |a XIII, 143 p. 95 illus., 10 illus. in color.  |b online resource. 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
347 |a text file  |b PDF  |2 rda 
505 0 |a Introduction -- Clock Distribution for fast Networks-on-Chip -- Fast Network-on-Chip Design -- Fast On-Chip Data transfer using Sinusoid Signals -- Conclusion and Future Work. 
520 |a This book describes novel methods for network-on-chip (NoC) design, using source-synchronous high-speed resonant clocks.  The authors discuss NoCs from the bottom up, providing circuit level details, before providing architectural simulations. As a result, readers will get a complete picture of how a NoC can be designed and optimized.  Using the methods described in this book, readers are enabled to design NoCs that are 5X better than existing approaches in terms of latency and throughput and can also sustain a significantly greater amount of traffic.   • Describes novel methods for high-speed network-on-chip (NoC) design; • Enables readers to understand NoC design from both circuit and architectural levels; • Provides circuit-level details of the NoC (including clocking, router design), along with a high-speed, resonant clocking style which is used in the NoC; • Includes architectural simulations of the NoC, demonstrating significantly superior performance over the state-of-the-art. 
650 0 |a Electronic circuits. 
650 0 |a Microprocessors. 
650 0 |a Computer architecture. 
650 0 |a Electronics. 
650 1 4 |a Electronic Circuits and Systems. 
650 2 4 |a Processor Architectures. 
650 2 4 |a Electronics and Microelectronics, Instrumentation. 
700 1 |a Khatri, Sunil P.  |e author.  |4 aut  |4 http://id.loc.gov/vocabulary/relators/aut 
700 1 |a Mahapatra, Rabi.  |e author.  |4 aut  |4 http://id.loc.gov/vocabulary/relators/aut 
710 2 |a SpringerLink (Online service) 
773 0 |t Springer Nature eBook 
776 0 8 |i Printed edition:  |z 9781461494065 
776 0 8 |i Printed edition:  |z 9781461494041 
776 0 8 |i Printed edition:  |z 9781493948178 
856 4 0 |u https://doi.uam.elogim.com/10.1007/978-1-4614-9405-8  |z Texto Completo 
912 |a ZDB-2-ENG 
912 |a ZDB-2-SXE 
950 |a Engineering (SpringerNature-11647) 
950 |a Engineering (R0) (SpringerNature-43712) 

Ejemplares similares