Cargando…

Circuit Design for Reliability

This book presents physical understanding, modeling and simulation, on-chip characterization, layout solutions, and design techniques that are effective to enhance the reliability of various circuit units.  The authors provide readers with techniques for state of the art and future technologies, ran...

Descripción completa

Detalles Bibliográficos
Clasificación:Libro Electrónico
Autor Corporativo: SpringerLink (Online service)
Otros Autores: Reis, Ricardo (Editor ), Cao, Yu (Editor ), Wirth, Gilson (Editor )
Formato: Electrónico eBook
Idioma:Inglés
Publicado: New York, NY : Springer New York : Imprint: Springer, 2015.
Edición:1st ed. 2015.
Temas:
Acceso en línea:Texto Completo

MARC

LEADER 00000nam a22000005i 4500
001 978-1-4614-4078-9
003 DE-He213
005 20220127111651.0
007 cr nn 008mamaa
008 141108s2015 xxu| s |||| 0|eng d
020 |a 9781461440789  |9 978-1-4614-4078-9 
024 7 |a 10.1007/978-1-4614-4078-9  |2 doi 
050 4 |a TK7867-7867.5 
072 7 |a TJFC  |2 bicssc 
072 7 |a TEC008010  |2 bisacsh 
072 7 |a TJFC  |2 thema 
082 0 4 |a 621.3815  |2 23 
245 1 0 |a Circuit Design for Reliability  |h [electronic resource] /  |c edited by Ricardo Reis, Yu Cao, Gilson Wirth. 
250 |a 1st ed. 2015. 
264 1 |a New York, NY :  |b Springer New York :  |b Imprint: Springer,  |c 2015. 
300 |a VI, 272 p. 190 illus., 132 illus. in color.  |b online resource. 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
347 |a text file  |b PDF  |2 rda 
505 0 |a Introduction -- Recent Trends in Bias Temperature Instability -- Charge trapping phenomena in MOSFETS: From Noise to Bias Temperature Instability -- Atomistic Simulations on Reliability -- On-chip characterization of statistical device degradation -- Circuit Resilience Roadmap -- Layout Aware Electromigration Analysis of Power/Ground Networks -- Power-Gating for Leakage Control and Beyond -- Soft Error Rate and Fault Tolerance Techniques for FPGAs. 
520 |a This book presents physical understanding, modeling and simulation, on-chip characterization, layout solutions, and design techniques that are effective to enhance the reliability of various circuit units.  The authors provide readers with techniques for state of the art and future technologies, ranging from technology modeling, fault detection and analysis, circuit hardening, and reliability management. Provides comprehensive review on various reliability mechanisms at sub-45nm nodes; Describes practical modeling and characterization techniques for reliability; Includes thorough presentation of robust design techniques for major VLSI design units; Promotes physical understanding with first-principle simulations. 
650 0 |a Electronic circuits. 
650 0 |a Security systems. 
650 0 |a Computer-aided engineering. 
650 1 4 |a Electronic Circuits and Systems. 
650 2 4 |a Security Science and Technology. 
650 2 4 |a Computer-Aided Engineering (CAD, CAE) and Design. 
700 1 |a Reis, Ricardo.  |e editor.  |0 (orcid)0000-0001-5781-5858  |1 https://orcid.org/0000-0001-5781-5858  |4 edt  |4 http://id.loc.gov/vocabulary/relators/edt 
700 1 |a Cao, Yu.  |e editor.  |4 edt  |4 http://id.loc.gov/vocabulary/relators/edt 
700 1 |a Wirth, Gilson.  |e editor.  |4 edt  |4 http://id.loc.gov/vocabulary/relators/edt 
710 2 |a SpringerLink (Online service) 
773 0 |t Springer Nature eBook 
776 0 8 |i Printed edition:  |z 9781461440796 
776 0 8 |i Printed edition:  |z 9781461440772 
776 0 8 |i Printed edition:  |z 9781493941568 
856 4 0 |u https://doi.uam.elogim.com/10.1007/978-1-4614-4078-9  |z Texto Completo 
912 |a ZDB-2-ENG 
912 |a ZDB-2-SXE 
950 |a Engineering (SpringerNature-11647) 
950 |a Engineering (R0) (SpringerNature-43712)