Low Power Interconnect Design
This book provides practical solutions for delay and power reduction for on-chip interconnects and buses. It provides an in depth description of the problem of signal delay and extra power consumption, possible solutions for delay and glitch removal, while considering the power reduction of the tot...
Clasificación: | Libro Electrónico |
---|---|
Autor principal: | Saini, Sandeep (Autor) |
Autor Corporativo: | SpringerLink (Online service) |
Formato: | Electrónico eBook |
Idioma: | Inglés |
Publicado: |
New York, NY :
Springer New York : Imprint: Springer,
2015.
|
Edición: | 1st ed. 2015. |
Temas: | |
Acceso en línea: | Texto Completo |
Ejemplares similares
-
Multi-Net Optimization of VLSI Interconnect
por: Moiseev, Konstantin, et al.
Publicado: (2015) -
An ASIC Low Power Primer Analysis, Techniques and Specification /
por: Chadha, Rakesh, et al.
Publicado: (2013) -
Source-Synchronous Networks-On-Chip Circuit and Architectural Interconnect Modeling /
por: Mandal, Ayan, et al.
Publicado: (2014) -
FPGA Design Best Practices for Team-based Reuse /
por: Simpson, Philip Andrew
Publicado: (2015) -
Languages, Design Methods, and Tools for Electronic System Design Selected Contributions from FDL 2013 /
Publicado: (2015)