Low Power Design with High-Level Power Estimation and Power-Aware Synthesis
Low-power ASIC/FPGA based designs are important due to the need for extended battery life, reduced form factor, and lower packaging and cooling costs for electronic devices. These products require fast turnaround time because of the increasing demand for handheld electronic devices such as cell-phon...
Clasificación: | Libro Electrónico |
---|---|
Autores principales: | Ahuja, Sumit (Autor), Lakshminarayana, Avinash (Autor), Shukla, Sandeep Kumar (Autor) |
Autor Corporativo: | SpringerLink (Online service) |
Formato: | Electrónico eBook |
Idioma: | Inglés |
Publicado: |
New York, NY :
Springer New York : Imprint: Springer,
2012.
|
Edición: | 1st ed. 2012. |
Temas: | |
Acceso en línea: | Texto Completo |
Ejemplares similares
-
Power-Aware Testing and Test Strategies for Low Power Devices
Publicado: (2010) -
Low Power Hardware Synthesis from Concurrent Action-Oriented Specifications
por: Singh, Gaurav, et al.
Publicado: (2010) -
Low Power Networks-on-Chip
Publicado: (2011) -
Low-Power Variation-Tolerant Design in Nanometer Silicon
Publicado: (2011) -
Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
por: Mohanty, Saraju P., et al.
Publicado: (2008)