|
|
|
|
LEADER |
00000nam a22000005i 4500 |
001 |
978-1-4614-0445-3 |
003 |
DE-He213 |
005 |
20220119232436.0 |
007 |
cr nn 008mamaa |
008 |
110705s2011 xxu| s |||| 0|eng d |
020 |
|
|
|a 9781461404453
|9 978-1-4614-0445-3
|
024 |
7 |
|
|a 10.1007/978-1-4614-0445-3
|2 doi
|
050 |
|
4 |
|a TK7867-7867.5
|
072 |
|
7 |
|a TJFC
|2 bicssc
|
072 |
|
7 |
|a TEC008010
|2 bisacsh
|
072 |
|
7 |
|a TJFC
|2 thema
|
082 |
0 |
4 |
|a 621.3815
|2 23
|
100 |
1 |
|
|a Cao, Yu.
|e author.
|4 aut
|4 http://id.loc.gov/vocabulary/relators/aut
|
245 |
1 |
0 |
|a Predictive Technology Model for Robust Nanoelectronic Design
|h [electronic resource] /
|c by Yu Cao.
|
250 |
|
|
|a 1st ed. 2011.
|
264 |
|
1 |
|a New York, NY :
|b Springer US :
|b Imprint: Springer,
|c 2011.
|
300 |
|
|
|a XV, 173 p.
|b online resource.
|
336 |
|
|
|a text
|b txt
|2 rdacontent
|
337 |
|
|
|a computer
|b c
|2 rdamedia
|
338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
347 |
|
|
|a text file
|b PDF
|2 rda
|
490 |
1 |
|
|a Integrated Circuits and Systems,
|x 1558-9420
|
505 |
0 |
|
|a 1. Introduction -- 2. Predictive Technology Model of Conventional CMOS Devices -- 3. Predictive Technology Model of Enhanced CMOS Devices -- 4. Statistical Extraction and Modeling of CMOS Variability -- 5. Modeling of Temporal Reliability Degradation -- 6. Modeling of Interconnect Parasitics -- 7. Design Benchmark with Predictive Technology Model -- 8. Predictive Process Design Kits -- 9. Predictive Modeling of Carbon Nanotube Devices -- 10. Predictive Technology Model for Future Nanoelectronic Design.
|
520 |
|
|
|a Predictive Technology Model for Robust Nanoelectronic Design explains many of the technical mysteries behind the Predictive Technology Model (PTM) that has been adopted worldwide in explorative design research. Through physical derivation and technology extrapolation, PTM is the de-factor device model used in electronic design. This work explains the systematic model development and provides a guide to robust design practice in the presence of variability and reliability issues. Having interacted with multiple leading semiconductor companies and university research teams, the author brings a state-of-the-art perspective on technology scaling to this work and shares insights gained in the practices of device modeling.
|
650 |
|
0 |
|a Electronic circuits.
|
650 |
|
0 |
|a Electronics.
|
650 |
|
0 |
|a Nanotechnology.
|
650 |
|
0 |
|a Computers.
|
650 |
1 |
4 |
|a Electronic Circuits and Systems.
|
650 |
2 |
4 |
|a Electronics and Microelectronics, Instrumentation.
|
650 |
2 |
4 |
|a Nanotechnology.
|
650 |
2 |
4 |
|a Hardware Performance and Reliability.
|
710 |
2 |
|
|a SpringerLink (Online service)
|
773 |
0 |
|
|t Springer Nature eBook
|
776 |
0 |
8 |
|i Printed edition:
|z 9781461430216
|
776 |
0 |
8 |
|i Printed edition:
|z 9781461404446
|
776 |
0 |
8 |
|i Printed edition:
|z 9781461404460
|
830 |
|
0 |
|a Integrated Circuits and Systems,
|x 1558-9420
|
856 |
4 |
0 |
|u https://doi.uam.elogim.com/10.1007/978-1-4614-0445-3
|z Texto Completo
|
912 |
|
|
|a ZDB-2-ENG
|
912 |
|
|
|a ZDB-2-SXE
|
950 |
|
|
|a Engineering (SpringerNature-11647)
|
950 |
|
|
|a Engineering (R0) (SpringerNature-43712)
|