Cargando…

Emerging Memory Technologies Design, Architecture, and Applications /

This book explores the design implications of emerging, non-volatile memory (NVM) technologies on future computer memory hierarchy architecture designs. Since NVM technologies combine the speed of SRAM, the density of DRAM, and the non-volatility of Flash memory, they are very attractive as the basi...

Descripción completa

Detalles Bibliográficos
Clasificación:Libro Electrónico
Autor Corporativo: SpringerLink (Online service)
Otros Autores: Xie, Yuan (Editor )
Formato: Electrónico eBook
Idioma:Inglés
Publicado: New York, NY : Springer New York : Imprint: Springer, 2014.
Edición:1st ed. 2014.
Temas:
Acceso en línea:Texto Completo

MARC

LEADER 00000nam a22000005i 4500
001 978-1-4419-9551-3
003 DE-He213
005 20220116020843.0
007 cr nn 008mamaa
008 131021s2014 xxu| s |||| 0|eng d
020 |a 9781441995513  |9 978-1-4419-9551-3 
024 7 |a 10.1007/978-1-4419-9551-3  |2 doi 
050 4 |a TK7867-7867.5 
072 7 |a TJFC  |2 bicssc 
072 7 |a TEC008010  |2 bisacsh 
072 7 |a TJFC  |2 thema 
082 0 4 |a 621.3815  |2 23 
245 1 0 |a Emerging Memory Technologies  |h [electronic resource] :  |b Design, Architecture, and Applications /  |c edited by Yuan Xie. 
250 |a 1st ed. 2014. 
264 1 |a New York, NY :  |b Springer New York :  |b Imprint: Springer,  |c 2014. 
300 |a VI, 322 p. 219 illus., 137 illus. in color.  |b online resource. 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
347 |a text file  |b PDF  |2 rda 
505 0 |a NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Non-Volatile Memory -- A Hybrid Solid-State Storage Architecture for the Performance, Energy Consumption, and Lifetime Improvement -- Energy-Efficient Systems Using Resistive Memory Devices -- Asymmetric in STT-RAM Cell Operations -- An Energy-efficient 3D Stacked STTRAM Cache Architecture for CMPs -- STT-RAM Cache Hierarchy Design and Exploration with Emerging Magnetic Devices -- Resistive Memories in Associative Computing -- Weal Leveling Techniques for Non-Volatile Memories -- A Circuit-Architecture Co-optimization Framework for Exploring Non-volatile Memory Hierarchies -- Ferroelectric Nonvolatile Processor Design, Optimization and Application. 
520 |a This book explores the design implications of emerging, non-volatile memory (NVM) technologies on future computer memory hierarchy architecture designs. Since NVM technologies combine the speed of SRAM, the density of DRAM, and the non-volatility of Flash memory, they are very attractive as the basis for future universal memories. This book provides a holistic perspective on the topic, covering modeling, design, architecture and applications. The practical information included in this book will enable designers to exploit emerging memory technologies to improve significantly the performance/power/reliability of future, mainstream integrated circuits. • Provides a comprehensive reference on designing modern circuits with emerging, non-volatile memory technologies, such as MRAM and PCRAM; • Explores new design opportunities offered by emerging memory technologies, from a holistic perspective; • Describes topics in technology, modeling, architecture and applications; • Enables circuit designers to exploit emerging memory technologies to improve significantly the performance/power/reliability of future computing systems. . 
650 0 |a Electronic circuits. 
650 0 |a Microprocessors. 
650 0 |a Computer architecture. 
650 0 |a Electronics. 
650 1 4 |a Electronic Circuits and Systems. 
650 2 4 |a Processor Architectures. 
650 2 4 |a Electronics and Microelectronics, Instrumentation. 
700 1 |a Xie, Yuan.  |e editor.  |4 edt  |4 http://id.loc.gov/vocabulary/relators/edt 
710 2 |a SpringerLink (Online service) 
773 0 |t Springer Nature eBook 
776 0 8 |i Printed edition:  |z 9781441995520 
776 0 8 |i Printed edition:  |z 9781441995506 
776 0 8 |i Printed edition:  |z 9781493941995 
856 4 0 |u https://doi.uam.elogim.com/10.1007/978-1-4419-9551-3  |z Texto Completo 
912 |a ZDB-2-ENG 
912 |a ZDB-2-SXE 
950 |a Engineering (SpringerNature-11647) 
950 |a Engineering (R0) (SpringerNature-43712)