Cargando…

Memory-Based Logic Synthesis

This book describes the synthesis of logic functions using memories. It is useful to design field programmable gate arrays (FPGAs) that contain both small-scale memories, called look-up tables (LUTs), and medium-scale memories, called embedded memories.  This is a valuable reference for both FPGA sy...

Descripción completa

Detalles Bibliográficos
Clasificación:Libro Electrónico
Autor principal: Sasao, Tsutomu (Autor)
Autor Corporativo: SpringerLink (Online service)
Formato: Electrónico eBook
Idioma:Inglés
Publicado: New York, NY : Springer New York : Imprint: Springer, 2011.
Edición:1st ed. 2011.
Temas:
Acceso en línea:Texto Completo

MARC

LEADER 00000nam a22000005i 4500
001 978-1-4419-8104-2
003 DE-He213
005 20220127123234.0
007 cr nn 008mamaa
008 110228s2011 xxu| s |||| 0|eng d
020 |a 9781441981042  |9 978-1-4419-8104-2 
024 7 |a 10.1007/978-1-4419-8104-2  |2 doi 
050 4 |a HD9502-9502.5 
072 7 |a RN  |2 bicssc 
072 7 |a TEC031000  |2 bisacsh 
072 7 |a RN  |2 thema 
082 0 4 |a 333.7  |2 23 
100 1 |a Sasao, Tsutomu.  |e author.  |4 aut  |4 http://id.loc.gov/vocabulary/relators/aut 
245 1 0 |a Memory-Based Logic Synthesis  |h [electronic resource] /  |c by Tsutomu Sasao. 
250 |a 1st ed. 2011. 
264 1 |a New York, NY :  |b Springer New York :  |b Imprint: Springer,  |c 2011. 
300 |a XII, 189 p.  |b online resource. 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
347 |a text file  |b PDF  |2 rda 
505 0 |a Introduction -- Basic Elements -- Definitions and Basic Properties -- MUX-Based Synthesis -- Cascade-Based Synthesis -- Encoding Method -- Functions with Small C-Measures -- C-Measure of Sparse Functions -- Index Generation Functions -- Hash-Based Synthesis -- Reduction of the Number of Variables -- Various Realizations -- Conclusions. 
520 |a This book describes the synthesis of logic functions using memories. It is useful to design field programmable gate arrays (FPGAs) that contain both small-scale memories, called look-up tables (LUTs), and medium-scale memories, called embedded memories.  This is a valuable reference for both FPGA system designers and CAD tool developers, concerned with logic synthesis for FPGAs.  Anyone using logic gates to design logic circuits, you can benefit from the methods described in this book.  Describes in detail the synthesis of logic functions using memories;  Introduces a look-up tables (LUT) cascade as a new architecture for logic synthesis;  Shows logic design methods for index generation functions;  Introduces C-measure, which specifies the complexity of Boolean functions;  Introduces hash-based design methods, which efficiently synthesize index generation functions by pairs of smaller memories and can be applied to IP address tables, packet filtering, terminal access controllers, memory patch circuits, virus scanning circuits, intrusion detection circuits, fault map of memories, code converters and pattern matching.  . 
650 0 |a Energy policy. 
650 0 |a Energy and state. 
650 0 |a Electric power production. 
650 0 |a Electronic circuits. 
650 0 |a Computer-aided engineering. 
650 1 4 |a Energy Policy, Economics and Management. 
650 2 4 |a Electrical Power Engineering. 
650 2 4 |a Mechanical Power Engineering. 
650 2 4 |a Electronic Circuits and Systems. 
650 2 4 |a Computer-Aided Engineering (CAD, CAE) and Design. 
710 2 |a SpringerLink (Online service) 
773 0 |t Springer Nature eBook 
776 0 8 |i Printed edition:  |z 9781441981035 
776 0 8 |i Printed edition:  |z 9781489991539 
776 0 8 |i Printed edition:  |z 9781441981059 
856 4 0 |u https://doi.uam.elogim.com/10.1007/978-1-4419-8104-2  |z Texto Completo 
912 |a ZDB-2-ENG 
912 |a ZDB-2-SXE 
950 |a Engineering (SpringerNature-11647) 
950 |a Engineering (R0) (SpringerNature-43712)