Post-Silicon and Runtime Verification for Modern Processors
Post-Silicon and Run-Time Verification for Modern Processors surveys the state of the art and evolving directions in post-silicon and runtime verification. The volume gives an overview of the state of the art in verification, particularly current post-silicon methodologies in use in the industry, bo...
Clasificación: | Libro Electrónico |
---|---|
Autores principales: | Wagner, Ilya (Autor), Bertacco, Valeria (Autor) |
Autor Corporativo: | SpringerLink (Online service) |
Formato: | Electrónico eBook |
Idioma: | Inglés |
Publicado: |
New York, NY :
Springer US : Imprint: Springer,
2011.
|
Edición: | 1st ed. 2011. |
Temas: | |
Acceso en línea: | Texto Completo |
Ejemplares similares
-
Scalable Hardware Verification with Symbolic Simulation
por: Bertacco, Valeria
Publicado: (2006) -
SystemVerilog for Verification A Guide to Learning the Testbench Language Features /
por: Spear, Chris, et al.
Publicado: (2012) -
SystemVerilog for Verification A Guide to Learning the Testbench Language Features /
por: Spear, Chris
Publicado: (2006) -
Processor and System-on-Chip Simulation
Publicado: (2010) -
Focal-Plane Sensor-Processor Chips
Publicado: (2011)