Low-Power Variation-Tolerant Design in Nanometer Silicon
Low-Power Variation-Tolerant Design in Nanometer Silicon Edited by: Swarup Bhunia Saibal Mukhopadhyay Design considerations for low-power operations and robustness with respect to variations typically impose contradictory requirements. Low-power design techniques such as voltage scaling, dual-thresh...
Clasificación: | Libro Electrónico |
---|---|
Autor Corporativo: | SpringerLink (Online service) |
Otros Autores: | Bhunia, Swarup (Editor ), Mukhopadhyay, Saibal (Editor ) |
Formato: | Electrónico eBook |
Idioma: | Inglés |
Publicado: |
New York, NY :
Springer US : Imprint: Springer,
2011.
|
Edición: | 1st ed. 2011. |
Temas: | |
Acceso en línea: | Texto Completo |
Ejemplares similares
-
Nanometer Variation-Tolerant SRAM Circuits and Statistical Design for Yield /
por: Abu Rahma, Mohamed, et al.
Publicado: (2013) -
Full-Chip Nanometer Routing Techniques
por: Ho, Tsung-Yi, et al.
Publicado: (2007) -
Static Timing Analysis for Nanometer Designs A Practical Approach /
por: Bhasker, J., et al.
Publicado: (2009) -
Nanometer CMOS Sigma-Delta Modulators for Software Defined Radio
por: Morgado, Alonso, et al.
Publicado: (2012) -
Low Power Design with High-Level Power Estimation and Power-Aware Synthesis
por: Ahuja, Sumit, et al.
Publicado: (2012)