Low Power Networks-on-Chip
Low Power Networks-on-Chip Edited by: (editors) Cristina Silvano Marcello Lajolo Gianluca Palermo In recent years, both Networks-on-Chip, as an architectural solution for high-speed interconnect, and power consumption, as a key design constraint, have continued to gain interest in the design and res...
Clasificación: | Libro Electrónico |
---|---|
Autor Corporativo: | SpringerLink (Online service) |
Otros Autores: | Silvano, Cristina (Editor ), Lajolo, Marcello (Editor ), Palermo, Gianluca (Editor ) |
Formato: | Electrónico eBook |
Idioma: | Inglés |
Publicado: |
New York, NY :
Springer US : Imprint: Springer,
2011.
|
Edición: | 1st ed. 2011. |
Temas: | |
Acceso en línea: | Texto Completo |
Ejemplares similares
-
Reliability, Availability and Serviceability of Networks-on-Chip
por: Cota, Érika, et al.
Publicado: (2012) -
Error Control for Network-on-Chip Links
por: Fu, Bo, et al.
Publicado: (2012) -
On-Chip Interconnect with aelite Composable and Predictable Systems /
por: Hansson, Andreas, et al.
Publicado: (2011) -
Programming Many-Core Chips
por: Vajda, András
Publicado: (2011) -
Processor and System-on-Chip Simulation
Publicado: (2010)