|
|
|
|
LEADER |
00000nam a22000005i 4500 |
001 |
978-1-4419-6911-8 |
003 |
DE-He213 |
005 |
20220120212302.0 |
007 |
cr nn 008mamaa |
008 |
100927s2011 xxu| s |||| 0|eng d |
020 |
|
|
|a 9781441969118
|9 978-1-4419-6911-8
|
024 |
7 |
|
|a 10.1007/978-1-4419-6911-8
|2 doi
|
050 |
|
4 |
|a TK7867-7867.5
|
072 |
|
7 |
|a TJFC
|2 bicssc
|
072 |
|
7 |
|a TEC008010
|2 bisacsh
|
072 |
|
7 |
|a TJFC
|2 thema
|
082 |
0 |
4 |
|a 621.3815
|2 23
|
245 |
1 |
0 |
|a Low Power Networks-on-Chip
|h [electronic resource] /
|c edited by Cristina Silvano, Marcello Lajolo, Gianluca Palermo.
|
250 |
|
|
|a 1st ed. 2011.
|
264 |
|
1 |
|a New York, NY :
|b Springer US :
|b Imprint: Springer,
|c 2011.
|
300 |
|
|
|a XIX, 287 p.
|b online resource.
|
336 |
|
|
|a text
|b txt
|2 rdacontent
|
337 |
|
|
|a computer
|b c
|2 rdamedia
|
338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
347 |
|
|
|a text file
|b PDF
|2 rda
|
505 |
0 |
|
|a Network-on-Chip Power Estimation -- Timing -- synchronous/asynchronous communication -- Network-on-Chip link design -- Topology exploration -- Network-on-Chip support for CMP/MPSoCs -- Network design for 3D stacked logic and memory -- Beyond the wired Network-on-Chip.
|
520 |
|
|
|a Low Power Networks-on-Chip Edited by: (editors) Cristina Silvano Marcello Lajolo Gianluca Palermo In recent years, both Networks-on-Chip, as an architectural solution for high-speed interconnect, and power consumption, as a key design constraint, have continued to gain interest in the design and research communities, since power and energy issues still represent one of the limiting factors in integrating multi- and many-cores on a single chip. This book covers power and energy aware design techniques from several perspectives and abstraction levels and offers a single-source reference to some of the most important design techniques proposed in the context of low-power design for networks-on-chip architectures. •Describes the most important design techniques that were invented, proposed, and applied to reduce both dynamic power and static power dissipation in networks-on-chip based architectures; •Applies state-of-the-art, low-power design techniques to the design of Networks-on-Chip, to demonstrate methodology for design of high-speed, low-power interconnect; •Offers a single source reference to the latest research, otherwise available only in disparate journals and conference proceedings.
|
650 |
|
0 |
|a Electronic circuits.
|
650 |
|
0 |
|a Computer-aided engineering.
|
650 |
1 |
4 |
|a Electronic Circuits and Systems.
|
650 |
2 |
4 |
|a Computer-Aided Engineering (CAD, CAE) and Design.
|
700 |
1 |
|
|a Silvano, Cristina.
|e editor.
|0 (orcid)0000-0003-1668-0883
|1 https://orcid.org/0000-0003-1668-0883
|4 edt
|4 http://id.loc.gov/vocabulary/relators/edt
|
700 |
1 |
|
|a Lajolo, Marcello.
|e editor.
|4 edt
|4 http://id.loc.gov/vocabulary/relators/edt
|
700 |
1 |
|
|a Palermo, Gianluca.
|e editor.
|4 edt
|4 http://id.loc.gov/vocabulary/relators/edt
|
710 |
2 |
|
|a SpringerLink (Online service)
|
773 |
0 |
|
|t Springer Nature eBook
|
776 |
0 |
8 |
|i Printed edition:
|z 9781441969101
|
776 |
0 |
8 |
|i Printed edition:
|z 9781489994370
|
776 |
0 |
8 |
|i Printed edition:
|z 9781441969125
|
856 |
4 |
0 |
|u https://doi.uam.elogim.com/10.1007/978-1-4419-6911-8
|z Texto Completo
|
912 |
|
|
|a ZDB-2-ENG
|
912 |
|
|
|a ZDB-2-SXE
|
950 |
|
|
|a Engineering (SpringerNature-11647)
|
950 |
|
|
|a Engineering (R0) (SpringerNature-43712)
|