Cargando…
Processor and System-on-Chip Simulation
Processor and System-on-Chip Simulation Edited by: Rainer Leupers Olivier Temam The current trend from monolithic processors to multicore and multiprocessor systems on chips (MPSoC) with tens of cores and gigascale integration makes hardware architecture and software design more and more complex and...
| Clasificación: | Libro Electrónico |
|---|---|
| Autor Corporativo: | |
| Otros Autores: | , |
| Formato: | Electrónico eBook |
| Idioma: | Inglés |
| Publicado: |
New York, NY :
Springer US : Imprint: Springer,
2010.
|
| Edición: | 1st ed. 2010. |
| Temas: | |
| Acceso en línea: | Texto Completo |
MARC
| LEADER | 00000nam a22000005i 4500 | ||
|---|---|---|---|
| 001 | 978-1-4419-6175-4 | ||
| 003 | DE-He213 | ||
| 005 | 20220117181826.0 | ||
| 007 | cr nn 008mamaa | ||
| 008 | 130531s2010 xxu| s |||| 0|eng d | ||
| 020 | |a 9781441961754 |9 978-1-4419-6175-4 | ||
| 024 | 7 | |a 10.1007/978-1-4419-6175-4 |2 doi | |
| 050 | 4 | |a TK7867-7867.5 | |
| 072 | 7 | |a TJFC |2 bicssc | |
| 072 | 7 | |a TEC008010 |2 bisacsh | |
| 072 | 7 | |a TJFC |2 thema | |
| 082 | 0 | 4 | |a 621.3815 |2 23 |
| 245 | 1 | 0 | |a Processor and System-on-Chip Simulation |h [electronic resource] / |c edited by Rainer Leupers, Olivier Temam. |
| 250 | |a 1st ed. 2010. | ||
| 264 | 1 | |a New York, NY : |b Springer US : |b Imprint: Springer, |c 2010. | |
| 300 | |a XIII, 345 p. |b online resource. | ||
| 336 | |a text |b txt |2 rdacontent | ||
| 337 | |a computer |b c |2 rdamedia | ||
| 338 | |a online resource |b cr |2 rdacarrier | ||
| 347 | |a text file |b PDF |2 rda | ||
| 505 | 0 | |a System Simulation and Exploration -- The Life Cycle of a Virtual Platform -- Full-System Simulation from Embedded to High-Performance Systems -- Toward the Datacenter: Scaling Simulation Up and Out -- Modular ISA-Independent Full-System Simulation -- Structural Simulation for Architecture Exploration -- Fast Simulation -- Accelerating Simulation with FPGAs -- Scalable Simulation for MPSoC Software and Architectures -- Adaptive High-Speed Processor Simulation -- Representative Sampling Using SimPoint -- Statistical Sampling -- Efficient Cache Modeling with Sparse Data -- Statistical Simulation -- Impact of Silicon Technology -- Memory Modeling with CACTI -- Thermal Modeling for Processors and Systems-on-Chip -- Rapid Technology-Aware Design Space Exploration for Embedded Heterogeneous Multiprocessors -- Embedded Systems Simulation -- IP Modeling and Verification -- Configurable, Extensible Processor System Simulation -- Simulation Acceleration in Wireless Baseband Processing -- Trace-Driven Workload Simulation for MPSoC Software Performance Estimation. | |
| 520 | |a Processor and System-on-Chip Simulation Edited by: Rainer Leupers Olivier Temam The current trend from monolithic processors to multicore and multiprocessor systems on chips (MPSoC) with tens of cores and gigascale integration makes hardware architecture and software design more and more complex and costly. Therefore, simulation technology has become an extremely important pre-silicon verification and optimization vehicle. Simulation of computer architectures has made rapid progress recently. The primary application areas are hardware/software performance estimation and optimization, as well as functional and timing verification. Recent, innovative technologies, such as retargetable simulator generation, dynamic binary translation and sampling simulation have enabled widespread use of processor and system-on-chip (SoC) simulation tools in the semiconductor and embedded system industries. This book presents and discusses the principle technologies and state-of-the-art in high-level architecture software simulation, both at the processor and the system-on-chip level. • Presents state-of-the-art and future trends in processor and SoC simulation; • Demonstrates how simulation helps to boost hardware and software design productivity; • Addresses simulation requirements and technologies in the multicore context; • Covers system aspects, such as virtual platforms, bus simulation, caches, power, and design space exploration. | ||
| 650 | 0 | |a Electronic circuits. | |
| 650 | 0 | |a Computer-aided engineering. | |
| 650 | 1 | 4 | |a Electronic Circuits and Systems. |
| 650 | 2 | 4 | |a Computer-Aided Engineering (CAD, CAE) and Design. |
| 700 | 1 | |a Leupers, Rainer. |e editor. |4 edt |4 http://id.loc.gov/vocabulary/relators/edt | |
| 700 | 1 | |a Temam, Olivier. |e editor. |4 edt |4 http://id.loc.gov/vocabulary/relators/edt | |
| 710 | 2 | |a SpringerLink (Online service) | |
| 773 | 0 | |t Springer Nature eBook | |
| 776 | 0 | 8 | |i Printed edition: |z 9781489996077 |
| 776 | 0 | 8 | |i Printed edition: |z 9781441961747 |
| 776 | 0 | 8 | |i Printed edition: |z 9781441961761 |
| 856 | 4 | 0 | |u https://doi.uam.elogim.com/10.1007/978-1-4419-6175-4 |z Texto Completo |
| 912 | |a ZDB-2-ENG | ||
| 912 | |a ZDB-2-SXE | ||
| 950 | |a Engineering (SpringerNature-11647) | ||
| 950 | |a Engineering (R0) (SpringerNature-43712) | ||