Offset Reduction Techniques in High-Speed Analog-to-Digital Converters Analysis, Design and Tradeoffs /
Offset Reduction Techniques in High-Speed Analog-to-Digital Converters analyzes, describes the design, and presents test results of Analog-to-Digital Converters (ADCs) employing the three main high-speed architectures: flash, two-step flash and folding and interpolation. The advantages and limitatio...
Clasificación: | Libro Electrónico |
---|---|
Autores principales: | Figueiredo, Pedro M. (Autor), Vital, João C. (Autor) |
Autor Corporativo: | SpringerLink (Online service) |
Formato: | Electrónico eBook |
Idioma: | Inglés |
Publicado: |
Dordrecht :
Springer Netherlands : Imprint: Springer,
2009.
|
Edición: | 1st ed. 2009. |
Colección: | Analog Circuits and Signal Processing,
|
Temas: | |
Acceso en línea: | Texto Completo |
Ejemplares similares
-
Dynamic Offset Compensated CMOS Amplifiers
por: Witte, Frerik, et al.
Publicado: (2009) -
Analog Circuit Design Robust Design, Sigma Delta Converters, RFID /
Publicado: (2011) -
Robust Sigma Delta Converters And Their Application in Low-Power Highly-Digitized Flexible Receivers /
por: van Veldhoven, Robert H.M, et al.
Publicado: (2011) -
Design and Implementation of Fully-Integrated Inductive DC-DC Converters in Standard CMOS
por: Wens, Mike, et al.
Publicado: (2011) -
Proceedings of the Third International Conference on Trends in Information, Telecommunication and Computing
Publicado: (2013)