High-Level Synthesis from Algorithm to Digital Circuit /
The successful usage of Hardware Description Languages like VHDL and Verilog in design flows is mainly due to the availability of efficient synthesis methods and tools that enable the translation of RTL designs into optimized gate-level implementations. Many expect that the same approach could be ef...
Clasificación: | Libro Electrónico |
---|---|
Autor Corporativo: | SpringerLink (Online service) |
Otros Autores: | Coussy, Philippe (Editor ), Morawiec, Adam (Editor ) |
Formato: | Electrónico eBook |
Idioma: | Inglés |
Publicado: |
Dordrecht :
Springer Netherlands : Imprint: Springer,
2008.
|
Edición: | 1st ed. 2008. |
Temas: | |
Acceso en línea: | Texto Completo |
Ejemplares similares
-
High-Level Modeling and Synthesis of Analog Integrated Systems
por: Martens, Ewout S. J., et al.
Publicado: (2008) -
Formal Specification Level Concepts, Methods, and Algorithms /
por: Soeken, Mathias, et al.
Publicado: (2015) -
Debugging at the Electronic System Level
por: Rogin, Frank, et al.
Publicado: (2010) -
Device-Level Modeling and Synthesis of High-Performance Pipeline ADCs
por: Ruiz-Amaya, Jesús, et al.
Publicado: (2011) -
Circuit and Interconnect Design for RF and High Bit-rate Applications
por: Veenstra, Hugo, et al.
Publicado: (2008)