Cargando…

Clock Generators for SOC Processors Circuits and Architectures /

Current literature is filled with textbooks and research papers describing frequency synthesizers from a front-end wireless transceiver perspective. The emphasis has historically been on evaluating the frequency synthesizer's performance in the frequency domain, i.e. in terms of phase noise and...

Descripción completa

Detalles Bibliográficos
Clasificación:Libro Electrónico
Autor principal: Fahim, Amr (Autor)
Autor Corporativo: SpringerLink (Online service)
Formato: Electrónico eBook
Idioma:Inglés
Publicado: New York, NY : Springer US : Imprint: Springer, 2005.
Edición:1st ed. 2005.
Temas:
Acceso en línea:Texto Completo

MARC

LEADER 00000nam a22000005i 4500
001 978-1-4020-8080-7
003 DE-He213
005 20220116125317.0
007 cr nn 008mamaa
008 100301s2005 xxu| s |||| 0|eng d
020 |a 9781402080807  |9 978-1-4020-8080-7 
024 7 |a 10.1007/b117041  |2 doi 
050 4 |a TK7867-7867.5 
072 7 |a TJFC  |2 bicssc 
072 7 |a TEC008010  |2 bisacsh 
072 7 |a TJFC  |2 thema 
082 0 4 |a 621.3815  |2 23 
100 1 |a Fahim, Amr.  |e author.  |4 aut  |4 http://id.loc.gov/vocabulary/relators/aut 
245 1 0 |a Clock Generators for SOC Processors  |h [electronic resource] :  |b Circuits and Architectures /  |c by Amr Fahim. 
250 |a 1st ed. 2005. 
264 1 |a New York, NY :  |b Springer US :  |b Imprint: Springer,  |c 2005. 
300 |a XVIII, 246 p. 213 illus.  |b online resource. 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
347 |a text file  |b PDF  |2 rda 
505 0 |a Phase-Locked Loop Fundamentals -- Low-Voltage Analog Cmos Design -- Jitter Analysis in Phase-Locked Loops -- Low-Jitter PLL Architectures -- Digital PLL Design -- DSP Clock Generator Architectures -- Design for Testability in PLLs -- Clock Partitioning and Skew Control. 
520 |a Current literature is filled with textbooks and research papers describing frequency synthesizers from a front-end wireless transceiver perspective. The emphasis has historically been on evaluating the frequency synthesizer's performance in the frequency domain, i.e. in terms of phase noise and spurious signals. As microprocessor frequency surges, the need to understand digital requirements for low-jitter and the design of low-jitter frequency synthesizers and clock generators becomes increasingly important. Clock Generators for SOC Processors is dedicated to the time-domain (i.e. jitter) design and analysis of frequency sythesizers and clock generators for microprocessor applications. In the past, such explanations have been scattered, and have not, to this date, been gathered into one comprehensive textbook. Clock Generators for SOC Processors also focuses on the CMOS IC implementation of such synthesizers. An entire chapter is dedicated to low-voltage mixed-signal integrated circuit design in deep submicron CMOS technologies. Subsequent chapters discuss the design and analysis of the most common frequency synthesizer, the phase-locked loop (PLL), as well as state-of-the-art innovative architectures suitable for system-on-a-chip (SOC) processors. Design for Testability (DFT) is also discussed in the context of frequency synthesizers in SOC processors. The book concludes by discussing some of the most common issues that arise in clock interfacing, clock distribution, and accurate delay generation through delay-locked loops (DLLs) as they apply to SOC processors. Such issues mainly arise from having to communicate data and clock signals across multiple clock and power domains. Clock Generators for SOC Processors provides numerous real world applications, as well as practical rules-of-thumb for modern designers to use at the system, architectural, and circuit level. 
650 0 |a Electronic circuits. 
650 0 |a Electrical engineering. 
650 1 4 |a Electronic Circuits and Systems. 
650 2 4 |a Electrical and Electronic Engineering. 
710 2 |a SpringerLink (Online service) 
773 0 |t Springer Nature eBook 
776 0 8 |i Printed edition:  |z 9781441954701 
776 0 8 |i Printed edition:  |z 9780387522531 
776 0 8 |i Printed edition:  |z 9781402080791 
856 4 0 |u https://doi.uam.elogim.com/10.1007/b117041  |z Texto Completo 
912 |a ZDB-2-ENG 
912 |a ZDB-2-SXE 
950 |a Engineering (SpringerNature-11647) 
950 |a Engineering (R0) (SpringerNature-43712)