|
|
|
|
LEADER |
00000nam a22000005i 4500 |
001 |
978-1-4020-8028-9 |
003 |
DE-He213 |
005 |
20220116174059.0 |
007 |
cr nn 008mamaa |
008 |
100301s2005 xxu| s |||| 0|eng d |
020 |
|
|
|a 9781402080289
|9 978-1-4020-8028-9
|
024 |
7 |
|
|a 10.1007/b117047
|2 doi
|
050 |
|
4 |
|a TK7867-7867.5
|
072 |
|
7 |
|a TJFC
|2 bicssc
|
072 |
|
7 |
|a TEC008010
|2 bisacsh
|
072 |
|
7 |
|a TJFC
|2 thema
|
082 |
0 |
4 |
|a 621.3815
|2 23
|
100 |
1 |
|
|a Foster, Harry D.
|e author.
|4 aut
|4 http://id.loc.gov/vocabulary/relators/aut
|
245 |
1 |
0 |
|a Assertion-Based Design
|h [electronic resource] /
|c by Harry D. Foster, Adam C. Krolnik, David J. Lacey.
|
250 |
|
|
|a 2nd ed. 2005.
|
264 |
|
1 |
|a New York, NY :
|b Springer US :
|b Imprint: Springer,
|c 2005.
|
300 |
|
|
|a XXIII, 390 p.
|b online resource.
|
336 |
|
|
|a text
|b txt
|2 rdacontent
|
337 |
|
|
|a computer
|b c
|2 rdamedia
|
338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
347 |
|
|
|a text file
|b PDF
|2 rda
|
505 |
0 |
|
|a Assertion Methodology -- Specifying RTL Properties -- PLI-Based Assertions -- Functional Coverage -- Assertion Patterns -- Assertion Cookbook -- Specifying Correct Behavior.
|
520 |
|
|
|a Chapter 3 Specifying RTL Properties 61 3. 1 Definitions and concepts 62 62 3. 1. 1 Property 3. 1. 2 Events 65 3. 2 Property classification 65 Safety versus liveness 66 3. 2. 1 3. 2. 2 Constraint versus assertion 67 3. 2. 3 Declarative versus procedural 67 3. 3 RTL assertion specification techniques 68 RTL invariant assertions 69 3. 3. 1 3. 3. 2 Declaring properties with PSL 72 RTL cycle related assertions 73 3. 3. 3 3. 3. 4 PSL and default clock declaration 74 3. 3. 5 Specifying sequences 75 3. 3. 6 Specifying eventualities 80 3. 3. 7 PSL built-in functions 82 3. 4Pragma-based assertions 82 3. 5 SystemVerilog assertions 84 3. 5. 1 Immediate assertions 84 3. 5. 2Concurrent assertions 86 3. 5. 3 System functions 95 3. 6 PCI property specification example 96 3. 6. 1 PCI overview 96 3. 7 Summary 102 Chapter 4 PLI-Based Assertions 103 4. 1 Procedural assertions 104 4. 1. 1 A simple PLI assertion 105 4. 1. 2 Assertions within a simulation time slot 108 4. 1. 3 Assertions across simulation time slots 111 4. 1. 4 False firing across multiple time slots 116 4. 2 PLI-based assertion library 118 4. 2. 1 Assert quiescent state 119 4. 3 Summary 123 Chapter 5 Functional Coverage 125 5. 1 Verification approaches 126 5. 2 Understanding coverage 127 5. 2. 1 Controllability versus observability 128 5. 2.
|
650 |
|
0 |
|a Electronic circuits.
|
650 |
|
0 |
|a Electrical engineering.
|
650 |
|
0 |
|a Computer-aided engineering.
|
650 |
1 |
4 |
|a Electronic Circuits and Systems.
|
650 |
2 |
4 |
|a Electrical and Electronic Engineering.
|
650 |
2 |
4 |
|a Computer-Aided Engineering (CAD, CAE) and Design.
|
700 |
1 |
|
|a Krolnik, Adam C.
|e author.
|4 aut
|4 http://id.loc.gov/vocabulary/relators/aut
|
700 |
1 |
|
|a Lacey, David J.
|e author.
|4 aut
|4 http://id.loc.gov/vocabulary/relators/aut
|
710 |
2 |
|
|a SpringerLink (Online service)
|
773 |
0 |
|
|t Springer Nature eBook
|
776 |
0 |
8 |
|i Printed edition:
|z 9780387522500
|
776 |
0 |
8 |
|i Printed edition:
|z 9781441954626
|
776 |
0 |
8 |
|i Printed edition:
|z 9781402080272
|
856 |
4 |
0 |
|u https://doi.uam.elogim.com/10.1007/b117047
|z Texto Completo
|
912 |
|
|
|a ZDB-2-ENG
|
912 |
|
|
|a ZDB-2-SXE
|
950 |
|
|
|a Engineering (SpringerNature-11647)
|
950 |
|
|
|a Engineering (R0) (SpringerNature-43712)
|