Cargando…

Advanced Memory Optimization Techniques for Low-Power Embedded Processors

The design of embedded systems warrants a new perspective because of the following two reasons: Firstly, slow and energy inefficient memory hierarchies have already become the bottleneck of the embedded systems. It is documented in the literature as the memory wall problem. Secondly, the software ru...

Descripción completa

Detalles Bibliográficos
Clasificación:Libro Electrónico
Autores principales: Verma, Manish (Autor), Marwedel, Peter (Autor)
Autor Corporativo: SpringerLink (Online service)
Formato: Electrónico eBook
Idioma:Inglés
Publicado: Dordrecht : Springer Netherlands : Imprint: Springer, 2007.
Edición:1st ed. 2007.
Temas:
Acceso en línea:Texto Completo

MARC

LEADER 00000nam a22000005i 4500
001 978-1-4020-5897-4
003 DE-He213
005 20220120095122.0
007 cr nn 008mamaa
008 100301s2007 ne | s |||| 0|eng d
020 |a 9781402058974  |9 978-1-4020-5897-4 
024 7 |a 10.1007/978-1-4020-5897-4  |2 doi 
050 4 |a TK7800-8360 
072 7 |a TJF  |2 bicssc 
072 7 |a TEC008000  |2 bisacsh 
072 7 |a TJF  |2 thema 
082 0 4 |a 621.381  |2 23 
100 1 |a Verma, Manish.  |e author.  |4 aut  |4 http://id.loc.gov/vocabulary/relators/aut 
245 1 0 |a Advanced Memory Optimization Techniques for Low-Power Embedded Processors  |h [electronic resource] /  |c by Manish Verma, Peter Marwedel. 
250 |a 1st ed. 2007. 
264 1 |a Dordrecht :  |b Springer Netherlands :  |b Imprint: Springer,  |c 2007. 
300 |a XII, 188 p.  |b online resource. 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
347 |a text file  |b PDF  |2 rda 
505 0 |a Related Work -- Memory Aware Compilation and Simulation Framework -- Non-Overlayed Scratchpad Allocation Approaches for Main/Scratchpad Memory Hierarchy -- Non-Overlayed Scratchpad Allocation Approaches for Main/Scratchpad + Cache Memory Hierarchy -- Scratchpad Overlay Approaches for Main/Scratchpad Memory Hierarchy -- Data Partitioning and Loop Nest Splitting -- Scratchpad Sharing Strategies for Multiprocess Applications -- Conclusions and Future Directions. 
520 |a The design of embedded systems warrants a new perspective because of the following two reasons: Firstly, slow and energy inefficient memory hierarchies have already become the bottleneck of the embedded systems. It is documented in the literature as the memory wall problem. Secondly, the software running on the contemporary embedded devices is becoming increasingly complex. It is also well understood that no silver bullet exists to solve the memory wall problem. Therefore, this book explores a collaborative approach by proposing novel memory hierarchies and software optimization techniques for the optimal utilization of these memory hierarchies. Linking memory architecture design with memory-architecture aware compilation results in fast, energy-efficient and timing predictable memory accesses. The evaluation of the optimization techniques using real-life benchmarks for a single processor system, a multiprocessor system-on-chip (SoC) and for a digital signal processor system, reports significant reductions in the energy consumption and performance improvement of these systems. The book presents a wide range of optimizations, progressively increasing in the complexity of analysis and of memory hierarchies. The final chapter covers optimization techniques for applications consisting of multiple processes found in most modern embedded devices. Advanced Memory Optimization Techniques for Low Power Embedded Processors is designed for researchers, complier writers and embedded system designers / architects who wish to optimize the energy and performance characteristics of the memory subsystem. 
650 0 |a Electronics. 
650 0 |a Electronic circuits. 
650 0 |a Compilers (Computer programs). 
650 0 |a Computer storage devices. 
650 0 |a Memory management (Computer science). 
650 0 |a Computers, Special purpose. 
650 0 |a Electronic digital computers-Evaluation. 
650 1 4 |a Electronics and Microelectronics, Instrumentation. 
650 2 4 |a Electronic Circuits and Systems. 
650 2 4 |a Compilers and Interpreters. 
650 2 4 |a Computer Memory Structure. 
650 2 4 |a Special Purpose and Application-Based Systems. 
650 2 4 |a System Performance and Evaluation. 
700 1 |a Marwedel, Peter.  |e author.  |4 aut  |4 http://id.loc.gov/vocabulary/relators/aut 
710 2 |a SpringerLink (Online service) 
773 0 |t Springer Nature eBook 
776 0 8 |i Printed edition:  |z 9789048174713 
776 0 8 |i Printed edition:  |z 9789048112715 
776 0 8 |i Printed edition:  |z 9781402058967 
856 4 0 |u https://doi.uam.elogim.com/10.1007/978-1-4020-5897-4  |z Texto Completo 
912 |a ZDB-2-ENG 
912 |a ZDB-2-SXE 
950 |a Engineering (SpringerNature-11647) 
950 |a Engineering (R0) (SpringerNature-43712)