Cargando…
A Roadmap for Formal Property Verification
Integrating formal property verification (FPV) into an existing design process raises several interesting questions. Have I written enough properties? Have I written a consistent set of properties? What should I do when the FPV tool runs into capacity issues? This book develops the answers to these...
| Clasificación: | Libro Electrónico |
|---|---|
| Autor principal: | |
| Autor Corporativo: | |
| Formato: | Electrónico eBook |
| Idioma: | Inglés |
| Publicado: |
Dordrecht :
Springer Netherlands : Imprint: Springer,
2006.
|
| Edición: | 1st ed. 2006. |
| Temas: | |
| Acceso en línea: | Texto Completo |
MARC
| LEADER | 00000nam a22000005i 4500 | ||
|---|---|---|---|
| 001 | 978-1-4020-4758-9 | ||
| 003 | DE-He213 | ||
| 005 | 20220116135139.0 | ||
| 007 | cr nn 008mamaa | ||
| 008 | 100301s2006 ne | s |||| 0|eng d | ||
| 020 | |a 9781402047589 |9 978-1-4020-4758-9 | ||
| 024 | 7 | |a 10.1007/978-1-4020-4758-9 |2 doi | |
| 050 | 4 | |a TK7867-7867.5 | |
| 072 | 7 | |a TJFC |2 bicssc | |
| 072 | 7 | |a TEC008010 |2 bisacsh | |
| 072 | 7 | |a TJFC |2 thema | |
| 082 | 0 | 4 | |a 621.3815 |2 23 |
| 100 | 1 | |a Dasgupta, Pallab. |e author. |4 aut |4 http://id.loc.gov/vocabulary/relators/aut | |
| 245 | 1 | 2 | |a A Roadmap for Formal Property Verification |h [electronic resource] / |c by Pallab Dasgupta. |
| 250 | |a 1st ed. 2006. | ||
| 264 | 1 | |a Dordrecht : |b Springer Netherlands : |b Imprint: Springer, |c 2006. | |
| 300 | |a XIV, 252 p. |b online resource. | ||
| 336 | |a text |b txt |2 rdacontent | ||
| 337 | |a computer |b c |2 rdamedia | ||
| 338 | |a online resource |b cr |2 rdacarrier | ||
| 347 | |a text file |b PDF |2 rda | ||
| 505 | 0 | |a Languages for Temporal Properties -- How Does the Property Checker Work? -- Is My Specification Consistent? -- Have I Written Enough Properties? -- Design Intent Coverage -- Test Generation Games -- A Roadmap for Formal Property Verification. | |
| 520 | |a Integrating formal property verification (FPV) into an existing design process raises several interesting questions. Have I written enough properties? Have I written a consistent set of properties? What should I do when the FPV tool runs into capacity issues? This book develops the answers to these questions and fits them into a roadmap for formal property verification - a roadmap that shows how to glue FPV technology into the traditional validation flow. A Roadmap for Formal Property Verification explores the key issues in this powerful technology through simple examples - you do not need any background on formal methods to read most parts of this book. | ||
| 650 | 0 | |a Electronic circuits. | |
| 650 | 0 | |a Computer-aided engineering. | |
| 650 | 0 | |a Electronics. | |
| 650 | 0 | |a Logic design. | |
| 650 | 0 | |a Electrical engineering. | |
| 650 | 0 | |a Machine theory. | |
| 650 | 1 | 4 | |a Electronic Circuits and Systems. |
| 650 | 2 | 4 | |a Computer-Aided Engineering (CAD, CAE) and Design. |
| 650 | 2 | 4 | |a Electronics and Microelectronics, Instrumentation. |
| 650 | 2 | 4 | |a Logic Design. |
| 650 | 2 | 4 | |a Electrical and Electronic Engineering. |
| 650 | 2 | 4 | |a Formal Languages and Automata Theory. |
| 710 | 2 | |a SpringerLink (Online service) | |
| 773 | 0 | |t Springer Nature eBook | |
| 776 | 0 | 8 | |i Printed edition: |z 9789048171859 |
| 776 | 0 | 8 | |i Printed edition: |z 9789048108473 |
| 776 | 0 | 8 | |i Printed edition: |z 9781402047572 |
| 856 | 4 | 0 | |u https://doi.uam.elogim.com/10.1007/978-1-4020-4758-9 |z Texto Completo |
| 912 | |a ZDB-2-ENG | ||
| 912 | |a ZDB-2-SXE | ||
| 950 | |a Engineering (SpringerNature-11647) | ||
| 950 | |a Engineering (R0) (SpringerNature-43712) | ||