Cargando…

Static Timing Analysis for Nanometer Designs A Practical Approach /

Static Timing Analysis for Nanometer Designs: A Practical Approach is a reference for both beginners as well as professionals working in the area of static timing analysis for semiconductors. This book provides a blend of underlying theoretical background and in-depth coverage of timing verification...

Descripción completa

Detalles Bibliográficos
Clasificación:Libro Electrónico
Autores principales: Bhasker, J. (Autor), Chadha, Rakesh (Autor)
Autor Corporativo: SpringerLink (Online service)
Formato: Electrónico eBook
Idioma:Inglés
Publicado: New York, NY : Springer US : Imprint: Springer, 2009.
Edición:1st ed. 2009.
Temas:
Acceso en línea:Texto Completo

MARC

LEADER 00000nam a22000005i 4500
001 978-0-387-93820-2
003 DE-He213
005 20220119012102.0
007 cr nn 008mamaa
008 100301s2009 xxu| s |||| 0|eng d
020 |a 9780387938202  |9 978-0-387-93820-2 
024 7 |a 10.1007/978-0-387-93820-2  |2 doi 
050 4 |a TK7867-7867.5 
072 7 |a TJFC  |2 bicssc 
072 7 |a TEC008010  |2 bisacsh 
072 7 |a TJFC  |2 thema 
082 0 4 |a 621.3815  |2 23 
100 1 |a Bhasker, J.  |e author.  |4 aut  |4 http://id.loc.gov/vocabulary/relators/aut 
245 1 0 |a Static Timing Analysis for Nanometer Designs  |h [electronic resource] :  |b A Practical Approach /  |c by J. Bhasker, Rakesh Chadha. 
250 |a 1st ed. 2009. 
264 1 |a New York, NY :  |b Springer US :  |b Imprint: Springer,  |c 2009. 
300 |a XX, 572 p. 225 illus.  |b online resource. 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
347 |a text file  |b PDF  |2 rda 
505 0 |a STA Concepts -- Standard Cell Library -- Interconnect Parasitics -- Delay Calculation -- Crosstalk and Noise -- Configuring the STA Environment -- Timing Verification -- Interface Analysis -- Robust Verification. 
520 |a Static Timing Analysis for Nanometer Designs: A Practical Approach is a reference for both beginners as well as professionals working in the area of static timing analysis for semiconductors. This book provides a blend of underlying theoretical background and in-depth coverage of timing verification using static timing analysis. The relevant topics such as cell and interconnect modeling, timing calculation, and crosstalk, which can impact the timing of a nanometer design are covered in detail. Timing checks at various process, environment, and interconnect corners, including on-chip variations, are explained in detail. Verification of hierarchal building blocks, full chip, including timing verification of special IO interfaces are covered in detail. Appendices provide complete coverage of SDC, SDF, and SPEF formats. This book is written for professionals working in the area of chip design, timing verification of ASICs and also for graduate students specializing in logic and chip design. Professionals who are beginning to use static timing analysis or are already well-versed in static timing analysis will find this book useful. Static Timing Analysis for Nanometer Designs serves as a reference for a graduate course in chip design and as a text for a course in timing verification for working engineers. 
650 0 |a Electronic circuits. 
650 0 |a Electronics. 
650 0 |a Computer-aided engineering. 
650 1 4 |a Electronic Circuits and Systems. 
650 2 4 |a Electronics and Microelectronics, Instrumentation. 
650 2 4 |a Computer-Aided Engineering (CAD, CAE) and Design. 
700 1 |a Chadha, Rakesh.  |e author.  |4 aut  |4 http://id.loc.gov/vocabulary/relators/aut 
710 2 |a SpringerLink (Online service) 
773 0 |t Springer Nature eBook 
776 0 8 |i Printed edition:  |z 9780387939391 
776 0 8 |i Printed edition:  |z 9781441947154 
776 0 8 |i Printed edition:  |z 9780387938196 
856 4 0 |u https://doi.uam.elogim.com/10.1007/978-0-387-93820-2  |z Texto Completo 
912 |a ZDB-2-ENG 
912 |a ZDB-2-SXE 
950 |a Engineering (SpringerNature-11647) 
950 |a Engineering (R0) (SpringerNature-43712)